Design of an Efficient Fault and Congestion Free NoC Design using Adaptive Routing on FPGA
Guruprasad S.P1, Chandrasekar B.S2
1Guruprasad S.P*, Research Scholar, Dept. of ECE, Jain University, Bangalore, India.
2Dr. Chandrasekar B.S, Director, CDEVL, Jain University, Bangalore, India.
Manuscript received on 15 August 2019. | Revised Manuscript received on 25 August 2019. | Manuscript published on 30 September 2019. | PP: 1055-1062 | Volume-8 Issue-3 September 2019 | Retrieval Number: C4239098319/19©BEIESP | DOI: 10.35940/ijrte.C4239.098319
Open Access | Ethics and Policies | Cite | Mendeley | Indexing and Abstracting
© The Authors. Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Manufacturing fault-free System on Chips (SoCs) with performance scaling is a challenging task. The Network on Chip (NoC) architecture offers scalability and reliability to the SoC designs. In this paper, the fault detection and correction mechanism for a congestion-free Router architecture along with Mesh-NoC for different sizes are discussed. The proposed hardware architecture of NoC-Router includes Input registers (which store five -port inputs with Fault injection), Error Correction Code (that encodes the input data) followed by packet formation with Arbitration mechanism (that grants the permission to priority based encoder). The prior packet data is input to the adaptive-XY routing and it operates with the various congestion issues on choosing the shortest route. The detection and correction of the faulty bits from the network are monitored by ECC decoder. This NoC router can tolerate transient fault; provides low-latency and high throughput performance for all MPSoC applications. The Normal –XY Routing algorithm is incorporated in same router for comparison purpose. The synthesis results includes chip area, and maximum operating frequency over Artix-7 FPGA technology. Outcomes are tabulated and they show a marked improvement over previous cases. The performance evaluation is considered in terms of average latency and maximum throughput at different input traffic. It’s analyzed for novelty features as well.
Keywords: NOC, Fault-tolerant, Error Code Correction, Adaptive-XY, Normal-XY, Mesh-Network, Packet formation, FPGA
Scope of the Article: Routing, Switching and Addressing Techniques