Fault modeling and logic simulation of CMOS and MOS integrated circuits | Nokia Bell Labs Journals & Magazine | IEEE Xplore