Abstract
We describe the generation of the simulation environment for the Sandbridge Sandblaster multithreaded processor. The processor model is described using the Sandblaster architecture Description Language (SaDL), which is implemented as python objects. Specific processor implementations of the simulation environment are generated by calling the python objects. Using just-in-time compiler technology, we dynamically compile an executing program and processor model to a target platform, providing fast interactive responses with accelerated simulation capability. Using this approach, we simulate up to 100 million instructions per second on a 1 GHz Pentium processor. This allows the system programmer to prototype many applications in real-time within the simulation environment, providing a dramatic increase in productivity and allowing flexible hardware-software trade-offs.
This paper has been presented at the SAMOS IV workshop 2004.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Blaauw, G., Brooks, F.: Computer Architecture: Concepts and Evolution. Addison-Wesley, Reading (1997)
Fauth, A., Knoll, A.: Automated generation of DSP program development tools using a machine description formalism. In: IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP-1993), vol. 1, pp. 457–460 (1993)
Pees, S., Hoffmann, A., Zivojnovic, V., Meyr, H.: Lisa - machine description language for cycle accurate models of programmable DSP architectures. In: Proceedings of the 36th Design Automation Conference, pp. 933–938 (1999)
Glossner, J., Raja, T., Hokenek, E., Moudgill, M.: A multithreaded processor architecture for SDR. The Proceedings of the Korean Institute of Communication Sciences 19, 70–84 (2002)
Glossner, J., Hokenek, E., Moudgill, M.: Multithreaded processor for software defined radio. In: Proceedings of the 2002 Software Defined Radio Technical Conference, San Diego, CA, vol. I, pp. 195–199 (2002)
Yoshida, J.: Java chip vendors set for cellular skirmish. EE Times (2001)
Gosling, J.: Java intermediate bytecodes. In: ACM SIGNPLAN Workshop on Intermediate Representation (IR 1995), pp. 111–118 (1995)
Gosling, J., McGilton, H.: The Java language environment: A white paper. Sun Microsystems Press (1995)
Lindholm, T., Yellin, F.: Inside the Java virtual machine. Unix Review 15, 31–39 (1997)
Glossner, J., Vassiliadis, S.: The Delft-Java engine: An introduction. In: Lengauer, C., Griebl, M., Gorlatch, S. (eds.) Euro-Par 1997. LNCS, vol. 1300, pp. 770–776. Springer, Heidelberg (1997)
Glossner, J., Vassiliadis, S.: Delft-Java dynamic translation. In: Proceedings of the 25th EUROMICRO Conference (EUROMICRO 1999), Milan, Italy (1999)
Ebcioglu, K., Altman, E., Hokenek, E.: A Java ILP machine based on fast dynamic compilation. In: IEEE MASCOTS International Workshop on Security and Efficiency Aspects of Java, Eilat, Israel (1997)
European Telecommunications Standards Institute: Digital cellular telecommunications system, ANSI-C code for adaptive multi rate speech traffic channel (AMR), Ver. 7.1.0 (1999)
Glossner, J., Iancu, D., Lu, J., Hokenek, E., Moudgill, M.: A software defined communications baseband design. IEEE Communications Magazine 41, 120–128 (2003)
Parson, D., Beatty, P., Glossner, J., Schlieder, B.: A framework for simulating heterogeneous virtual processors. In: Proceedings of the 32nd Annual Simulation Conference San Diego, CA, pp. 58–67 (1999)
Leupers, R., Elste, J., Landwehr, B.: Generation of interpretive and compiled instruction set simulators. In: Proceedings of the ASP-DAC 1999, Wanchai, Hong Kong, vol. 1, pp. 339–342 (1999)
Zivojnovic, V., Tjiamg, S., Meyr, H.: Compiled simulation of programmable DSP architectures. In: Proceedings of the IEEE Workshop on VLSI Signal Processing, Sakai, Osaka, pp. 187–196 (1995)
Zhu, J., Gajski, D.: An ultra-fast instruction set simulator. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 10, 363–373 (2002)
Cmelik, R.: Shade: A fast instruction-set simulator for execution profiling. Technical Report UWCSE 93-06-06, Univ. Of Washington
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Glossner, J. et al. (2005). Sandbridge Software Tools. In: Hämäläinen, T.D., Pimentel, A.D., Takala, J., Vassiliadis, S. (eds) Embedded Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2005. Lecture Notes in Computer Science, vol 3553. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11512622_29
Download citation
DOI: https://doi.org/10.1007/11512622_29
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-26969-4
Online ISBN: 978-3-540-31664-0
eBook Packages: Computer ScienceComputer Science (R0)