Skip to main content
SpringerLink
Log in

Fast RNS FPL-based Communications Receiver Design and Implementation

  • Conference paper
  • First Online:
Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream (FPL 2002)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2438))

Included in the following conference series:

Abstract

Currently, several design barriers inhibit the implementation of high-precision digital signal processing (DSP) systems with field programmable logic (FPL) devices. A new demonstration of the synergy between the residue number system (RNS) and FPL technology is presented in this paper. The quantifiable benefits of this approach are studied in the context of a high-end communications digital receiver. A new RNS-based direct digital synthesizer (DDS) that does not need a scaler circuit is introduced. The programmable decimation FIR filter is based on the arithmetic benefits associated with Galois fields and supports tuning the IF frequency as well as its bandwidth. Results show the proposed methodology requires fewer resources than classical designs, while throughput advantage is about 65%.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Graychip, Inc., “GC1012A Digital Tuner Data Sheet”, http://wwws.ti.com/sc/psheets/slws128/slws128.pdf, Feb. 1998.

  2. Intersil, Corp., “HSP50306 Digital QPSK Demodulator”, http://www.intersil.com/data/FN/FN4/FN4162/FN4162.pdf, 1998.

  3. Pentek, Inc., “Model 4272-Multiband Digital Receiver”, http://www.pentek.com/products/GetDS.cfm/4272.PDF?Filename=ACF405.pdf.

  4. Altera, Corp., “APEX 20K Programmable Logic Device Family Data Sheet”, http://www.altera.com/literature/ds/apex.pdf, Dec. 2001, v. 4.2.

  5. Xilinx, Inc., “Virtex 2.5V Field Programmable Gate Arrays Data Sheet” http://www.xilinx.com/partinfo/ds003-2.pdf, Jul. 2001, v. 2.6.

  6. Altera, Corp., “Implementing FIR Filters in FLEX Devices”, http://www.altera.com/literature/an/an073.pdf, Feb. 1998, v.1.01.

  7. Xilinx Inc., “Transposed Form FIR Filters”, http://www.xilinx.com/xapp/xapp219.pdf, Oct. 2001, v. 1.2.

  8. N. S. Szabo and R. I. Tanaka, Residue Arithmetic and Its Applications to Computer Technology, McGraw-Hill, NY, 1967.

    MATH  Google Scholar 

  9. J. Ramírez, A. García, P. G. Fernández, L. Parrilla and A. Lloris, “RNS-FPL Merged Architectures for Orthogonal DWT”, Electronics Letters, vol. 36, no. 14, pp. 1198–1199, Jul. 2000.

    Article  Google Scholar 

  10. W. A. Chren, “RNS-Based Enhancements for Direct Digital Frequency Synthesis”, IEEE Transactions on Circuits and Systems II, vol. 42. no. 8, pp. 516–524, Aug. 1995.

    Article  MATH  Google Scholar 

  11. P. V. A. Mohan, “On RNS-based enhancements for direct digital frequency synthesis”, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 48, no. 10, pp. 988–990, Oct. 2001.

    Article  Google Scholar 

  12. W. Namgoong, T. H. Meng, “Direct-Conversion RF Receiver Design”, IEEE Transactions on Communications, vol. 49, no. 3, pp. 518–529, Mar. 2001.

    Article  MATH  Google Scholar 

  13. J. Ramírez, A. García, P. G. Fernández, L. Parrilla, A. Lloris, “Analysis of RNS-FPL Synergy for High Throughput DSP Applications: Discrete Wavelet Transform”, in Lecture Notes in Computers Science. Field Programmable Logic: The Roadmap to Reconfigurable Computing, Springer Verlag, págs. 342–351. 2000.

    Google Scholar 

  14. M. A. Soderstrand, W. K. Jenkins, G. A. Jullien and F. J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing, IEEE Press, 1986.

    Google Scholar 

  15. G. A. Jullien, “Implementation of Multiplication, Modulo a Prime Number, with Applications to Number Theoretic Transforms”, IEEE Transactions on Computers, vol. C-29, no. 10, pp. 899–905, Oct. 1980.

    Article  Google Scholar 

  16. D. Radhakrishnan, Y. Yuan, “Fast and Highly Compact RNS Multipliers”, International Journal of Electronics, 70, pp. 281–293, 1991.

    Article  MATH  MathSciNet  Google Scholar 

  17. Xilinx, Inc., “Direct Digital Synthesizer (DDS) V2.0”, http://www.xilinx.com/ipcenter/catalog/logicore/docs/dds.pdf, Nov. 2000.

  18. J. Ramírez, U. Meyer-Bäse, “Benchmarks for Programmable FIR Filters Built in RNS-FPL Technology”, accepted in 2002 SPIE’s 16th Annual International Symposium on Aerospace/Defense Sensing, Simulation, and Controls.

    Google Scholar 

  19. S. Piestrak, “Design of Residue Generators and Multi-Operand Modular Adders using Carry-Save Adders”, Proc. of the 10th IEEE Symposium on Computer Arithmetic, 1991.

    Google Scholar 

  20. M. Griffin, M. Sousa, F. Taylor, “Efficient Scaling in the Residue Number System”, Proc. of the International Conference on Acoustics, Speech and Signal Processing, pp. 1075–1078, 1989.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Dept. of Electronics and Computer Technology, Campus Universitario Fuentenueva, 18071, Granada, Spain

    J. Ramírez, A. García & A. Lloris

  2. Dept. of Electrical and Computer Engineering, Florida State University, Tallahassee, USA

    U. Meyer-Baese

Authors
  1. J. Ramírez
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. A. García
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. U. Meyer-Baese
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. A. Lloris
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Institut für Datentechnik, FG Mikroelektronische Systeme, Technische Universität Darmstadt, Karlstraße 15, 64283, Darmstadt, Germany

    Manfred Glesner  & Peter Zipf  & 

  2. Microelectronics Department, LIRMM, 161 rue Ada, 34392, Montpellier Cedex, France

    Michel Renovell

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Ramírez, J., García, A., Meyer-Baese, U., Lloris, A. (2002). Fast RNS FPL-based Communications Receiver Design and Implementation. In: Glesner, M., Zipf, P., Renovell, M. (eds) Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream. FPL 2002. Lecture Notes in Computer Science, vol 2438. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-46117-5_50

Download citation

  • DOI: https://doi.org/10.1007/3-540-46117-5_50

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-44108-3

  • Online ISBN: 978-3-540-46117-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation