Abstract
We present some quantitative performance measurements for the computing power of Programmable Active Memories (PAM), as introduced by [BRV 89]. Based on Field Programmable Gate Array (FPGA) technology, the PAM is a universal hardware co-processor closely coupled to a standard host computer. The PAM can speed up many critical software applications running on the host, by executing part of the computations through a specific hardware design. The performance measurements presented are based on two PAM architectures and ten specific applications, drawn from arithmetics, algebra, geometry, physics, biology, audio and video. Each of these PAM designs proves as fast as any reported hardware or super-computer for the corresponding application. In cases where we could bring some genuine algorithmic innovation into the design process, the PAM has proved an order of magnitude faster than any previously existing system (see [SBV 91] and [S 92]).
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Bibliography
P. Bertin, D.Roncin and J. Vuillemin: Introduction to Programmable Active Memories Systolic Array Processors, J. McCanny, J. Mc Whirter, E. Swartzlander Jr. editors, pp 300–309, Prentice Hall, (1989). Also available as PRL report 3, Digital Equipment Corp., Paris Research Laboratory, 85, Av. Victor Hugo. 92563 Rueil-Malmaison Cedex, France, (1989).
P. Bertin, D. Roncin, J. Vuillemin: Programmable Active memories: the Coming of Age PRL report in preparation, Digital Equipment Corp., Paris Research Laboratory, 85, Av. Victor Hugo. 92563 Rueil-Malmaison Cedex, France, (1992).
E.F. Brickell: A Survey of Hardware Implementations of RSA Proceedings of Crypto '89, Lecture Notes in Computer Science, Springer-Verlag, (1990).
D. A. Buell, R. L. Ward, A Multiprecise Integer Arithmetic Package The journal of Supercomputing 3, pp. 89–107; Kluwer Academic Publishers, Boston 1989.
R.P. Feynman, R.B. Leighton, M. Sands: The Feynman lectures on PHYSICS, 3 volumes, Addison-Wesley, (1963).
J.P. Gray, T. Kean: Configurable Hardware: Two Case Studies of Micro-grain Computation Systolic Array Processors, J. McCanny, J. McWhirter, E. Swartzlander Jr. editors, pp. 310–319, Prentice Hall, (1989).
J.L. Hennessy, D.A. Patterson: Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, Inc. (1990).
R.F. Lyon: Two's complement pipeline multipliers IEEE Trans. Comm., COM-24:418–425, (1976).
D.P. Lopresti: P-NAC: A Systolic Array for Comparing Nucleic Acid Sequences Computer Magazine 20(7):98–99, (1987).
O.A. McBryan. Connection Machine Application Performance. In Scientific Applications of the Connection Machine, World Scientific, pp 94–114 (1989).
O.A. McBryan, P.O. Frederickson, J. Linden, A. Schüller, K. Solchenbach, K. Stüben, C-A. Thole, U. Trottenberg. Multigrid Methods on Parallel Computers — A Survey of Recent Developments. Impact of Computing in Science and Engineering, Academic Press, Vol. 3(1), pages 1–75 (1991).
R.L. Rivest, A. Shamir, L. Adleman: Public key cryptography CACM 21, 120–126, 1979.
J.P. Serrat: Image Analysis and Mathematical Morphology Academic Press, New York, (1982).
B. Serpette, J. Vuillemin, J.C. Hervé: BigNum: A Portable Efficient Package for Arbitrary-Precision Arithmetic PRL report 2, Digital Equipment Corp., Paris Research Laboratory, 85, Av. Victor Hugo. 92563 Rueil-Malmaison Cedex, France (1989).
M. Skubiszewski: A hardware Emulator for Binary Neural Networks Proceedings of the International Neural Network Conference, vol. 2, pp. 555–558, Paris, (1990)
M. Shand, P. Berlin and J. Vuillemin: Hardware Speedups in Long Integer Multiplication, Computer Architecture News, 19(1):106–114, (1991)
M. Shand, and J. Vuillemin: A Hardware Implementation for fast RSA Cryptography. to appear, (1992)
M. Skubiszewski: An Exact Hardware Implementation of the Bollzmann Machine, PRL report in preparation. Digital Equipment Corp., Paris Research Laboratory, 85, Av. Victor Hugo. 92563 Rueil-Malmaison Cedex, France, (1992).
Digital Equipment Corp.: TURBOchannel Hardware Specification, DEC document EK-369AA-OD-007A, (1991)
J.E. Vuillemin: Contribution à la résolution numérique des équations de Laplace et de la chaleur, PRL report 16, Digital Equipment Corp., Paris Research Laboratory, 85, Av. Victor Hugo. 92563 Rueil-Malmaison Cedex, France, (1992).
Xilinx, Inc.: The Programmable Gate Array Data Book Product Briefs, Xilinx, Inc., (1987).
J. Ziv, A. Lempel: A Universal Algorithm for Sequential Data Compression IEEE transactions on information theory, IT-23(3):337–343, (1977).
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1993 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Bertin, P., Roncin, D., Vuillemin, J. (1993). Programmable active memories: a performance assessment. In: Meyer, F., Monien, B., Rosenberg, A.L. (eds) Parallel Architectures and Their Efficient Use. Nixdorf 1992. Lecture Notes in Computer Science, vol 678. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-56731-3_12
Download citation
DOI: https://doi.org/10.1007/3-540-56731-3_12
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-56731-8
Online ISBN: 978-3-540-47637-5
eBook Packages: Springer Book Archive