Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Haensch, et al., “Silicon CMOS devices beyond Scaling”, IBM Journal of Research and Development, July/September 2006, Vol. 50, No. 4/5, pp. 339–361
D.J. Frank, “Power constrained CMOS scaling limits”, IBM Journal of Research and Development, March/May 2002, Vol. 46, No. 23, pp. 235–244
AMD PowerNOW! Technology, AMD white paper, November 2000, http://www.amd.com
M. Fleishman, “Longrun power management; Dynamic power management for crusoe processor”, Transmeta white paper, January 2001, http://www.transmeta.com
S. Gochman, et al., 01C;The Intel Pentium M processors: Microarchitecture and performance”, l Technology Journal, May 2003, Vol. 7, No. 2, pp. 22–36
T. Kuroda, et al., “Variable supply-voltage scheme for low-power high-speed CMOS digital design”, IEEE Journal of Solid-State Circuits, March 1998, Vol. 33, No. 3, pp. 454–462
K. Nowka, et al., “A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling”, IEEE Journal of Solid-State Circuits, November 2002, Vol. 37, No. 11, pp. 1441–1447
V. Gutnik and A. Chandrakasan, “Embedded power supply for low-power DSP”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, December 1997, Vol. 5, No. 4, pp.425–435
T. Miyake, et al., “Design methodology of high performance microprocessor using ultra-low threshold voltage CMOS”, Proceedings of IEEE Custom Integrated Circuits Conference, 2001, pp. 275–278
J. Tschanz, J. Kao, S. Narendra, R. Nair, D. Antoniadis, A. Chandrakasan, and Vivek De, “Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage”, IEEE Solid-State Circuits Conference, February 2002, Vol. 1, pp. 422–478
T. Chen and S. Naffziger, “Comparison of Adaptive Body Bias (ABB) and Adaptive Supply Voltage (ASV) for improving delay and leakage under the presence of process variation”, IEEE Transactions on VLSI Systems, October 2003, Vol. 11, No. 5, pp. 888–899
T. Sakurai and R. Newton, “Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas”, IEEE Journal of Solid-State Circuits, April 1990, Vol. 25, No. 2, pp. 584–593
K.Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, ”Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits ”, Proceedings of the IEEE, February 2003, Vol. 91, No. 2 pp. 305–327
M. Meijer, F. Pessolano, and J. Pineda de Gyvez, “Technology exploration for adaptive power and frequency scaling in 90 nm CMOS”, Proceedings of International Symposium on Low Power Electronic Design, August 2004, pp.14–19
M. Meijer, F. Pessolano, and J. Pineda de Gyvez, “Limits to performance spread tuning using adaptive voltage and body biasing”, Proceedings of International Symposium on Circuits and Systems, May 2005, pp.23–26
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2008 Springer Science+Business Media, LLC
About this chapter
Cite this chapter
Meijer, M., de Gyvez, J.P. (2008). Technological Boundaries of Voltage and Frequency Scaling for Power Performance Tuning. In: Wang, A., Naffziger, S. (eds) Adaptive Techniques for Dynamic Processor Optimization. Series on Integrated Circuits and Systems. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-76472-6_2
Download citation
DOI: https://doi.org/10.1007/978-0-387-76472-6_2
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-76471-9
Online ISBN: 978-0-387-76472-6
eBook Packages: EngineeringEngineering (R0)