Skip to main content

High Performance Implementation of RTM Seismic Modeling on FPGAs: Architecture, Arithmetic and Power Issues

  • Chapter
  • First Online:
High-Performance Computing Using FPGAs

Abstract

This work presents a case study in the oil and gas industry, namely the FPGA implementation of the 2D reverse timing migration (RTM) seismic modeling algorithm. These devices have been largely used as accelerators in scientific computing applications that require massive data processing, large parallel machines, huge memory bandwidth and power. The RTM algorithm enables you to directly solve the acoustic and elastic waves problems with precision in complex geological structures, demanding a high computational power. To face such challenges we suggest strategies such as reduced arithmetic precision, based on fixed-point numbers, and a highly parallel architecture are suggested. The effects of such reduced precision for storage/processing data are analyzed in this chapter through signal-noise ratio (SRN) and universal image quality index (UIQI) metrics. The results show that SRN higher than 50dB can be considered acceptable for a migrated image with 15 bits word size. A special stream-processing architecture aiming to implement the best possible data reuse for the algorithm is also presented. It was implemented by an FIFO-based cache in the internal memory of the FPGA. A temporal pipeline structure has also been developed, allowing that multiple time steps to be performed at the same time. The main advantage of this approach is the ability to keep the same memory bandwidth needs of processing just one time step. The number of time steps processed at the same time is limited by the amount of FPGA internal memory and logic blocks. The algorithm was implemented on an Altera Stratix 260E, with 16 processing elements (PEs). The FPGA was 29 times faster than the CPU and only 13% slower than the GPGPU. In terms of power consumption, the CPU+FPGA was 1.7 times more efficient than the GPGPU system.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 219.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 279.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 279.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. A. Barros, B. Dutra, V. Brito, M. Lima, A. Silva-Filho, R. Gandra, R. Braganca, Performance evaluation model based on precision reduction and FPGAs applied to seismic modeling, in Simpasio em Sistemas Computacionais (WSCAD-SSC), 2011 (Vitória, Brazil, 2011), p. 2. doi:10.1109/WSCAD-SSC.2011.24

    Google Scholar 

  2. S. Brown, Performance comparison of finite-difference modeling on cell, FPGA, and multicore computers. SEG Tech. Program Expanded Abstr. 26(1), 2110–2114 (2007). doi:10.1190/1.2792905, http://link.aip.org/link/?SGA/26/2110/1

  3. C. Chang, J. Wawrzynek, R. Brodersen, Bee2: a high-end reconfigurable computing system. IEEE Des. Test Comput. 22(2), 114–125 (2005). doi:10.1109/MDT.2005.30

    Article  Google Scholar 

  4. S. Che, J. Li, J.W. Sheaffer, K. Skadron, J. Lach, Application specific processors, 2008. SASP 2008. Symposium on Accelerating Compute-Intensive Applications with GPUs and FPGAs, pp. 101–107, June 2008. doi:10.1109/SASP.2008.4570793

    Google Scholar 

  5. R.G. Clapp, H. Fu, O. Lindtjorn, Selecting the right hardware for reverse time migration. Lead. Edge 29(1), 48–58 (2010). doi:10.1190/1.3284053, http://tle.geoscienceworld.org/cgi/content/abstract/29/1/48

  6. H. Fu, W. Osborne, R.G. Clapp, O. Mencer, W. Luk, Accelerating seismic computations using customized number representations on FPGAs. EURASIP J. Embed. Syst. 2009, 1–13 (2009). doi:http://dx.doi.org/10.1155/2009/382983

  7. Gidel: PROCe III board specifications (2012), http://www.gidel.com/PROCe%20III.htm. Accessed 29th January 2013

  8. C. He, M. Lu, C. Sun, Accelerating seismic migration using FPGA-based coprocessor platform, in FCCM ’04: Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (IEEE Computer Society, Washington, 2004), pp. 207–216

    Google Scholar 

  9. C. He, G. Qin, M. Lu, W. Zhao, Optimized high-order finite difference wave equations modeling on reconfigurable computing platform. Microprocess. Microsyst. 31(2), 103–115 (2007). doi:http://dx.doi.org/10.1016/j.micpro.2006.02.010

  10. N. Kirsch, AMD Athlon 64 X2 6000+ Processor Review (2012), http://www.legitreviews.com/article/463/2/. Accessed 29th January 2013

  11. Nvidia: Tesla C1060 specifications (2012), http://www.nvidia.com.br/docs/IO/56050/Tesla_C1060_boardSpec_v03.pdf. Accessed 29th January 2013

  12. C. Petrie, C. Cump, M. Devlin, K. Regester, High performance embedded computing using field programmable gate arrays, in Proceedings of the 8th Annual Workshop on High-Performance Embedded Computing (MIT Lincoln Laboratory, Lexington, United States, 2004), pp. 124–150

    Google Scholar 

  13. T. Scofield, J. Delmerico, V. Chaudhary, G. Valente, Xtremedata dbx: an FPGA-based data warehouse appliance. Comput. Sci. Eng. 12(4), 66–73 (2010). doi:10.1109/MCSE.2010.93

    Article  Google Scholar 

  14. X. Shi, X. Wang, C. Zhao, H. Yang, Practical pre-stack kirchhoff time migration of seismic processing on general purpose gpu, in CSIE ’09: Proceedings of the 2009 WRI World Congress on Computer Science and Information Engineering (IEEE Computer Society, Washington, 2009), pp. 461–465. doi:http://dx.doi.org/10.1109/CSIE.2009.78

  15. G. Stitt, FPGA-based Scientific Computing: A Bright Future? (2012), http://cas.ee.ic.ac.uk/people/gac1/DATE2011/Stitt.pdf. Accessed 29th January 2013

  16. W.W. Symes, Reverse time migration with optimal checkpointing. Geophysics 72(5), SM213–SM221 (2007). doi:10.1190/1.2742686, http://link.aip.org/link/?GPY/72/SM213/1

    Google Scholar 

  17. D.B. Thomas, L. Howes, W. Luk, A comparison of CPUs, GPUs, FPGAs, and massively parallel processor arrays for random number generation, in FPGA ’09: Proceeding of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (ACM, New York, 2009), pp. 63–72. doi:http://doi.acm.org/10.1145/1508128.1508139

  18. Z. Wang, A. Bovik, A universal image quality index. IEEE Signal Process. Lett. 9(3), 81–84 (2002). doi:10.1109/97.995823

    Article  Google Scholar 

  19. J. Williams, C. Massie, A.D. George, J. Richardson, K. Gosrani, H. Lam, Characterization of fixed and reconfigurable multi-core devices for application acceleration. ACM Trans. Reconfigurable Technol. Syst. 3(4), 19:1–19:29 (2010). doi:10.1145/1862648.1862649, http://doi.acm.org/10.1145/1862648.1862649

  20. Ö. Yilmaz, in Seismic Data Analysis. Society of Exploration Geophysicists (Tulsa, OK, 2001). doi:DOI:10.1190/1.9781560801580, http://link.aip.org/link/doi/10.1190/1.9781560801580

Download references

Acknowledgments

The authors would like to thank the Petrobras Research Center (CENPES) for technical support in seismic concepts, FINEP/CNPq, RPCMod network coordination and FACEPE. Additionally, the authors gratefully acknowledge to continuous support by Gidel, including the availability of prototype boards for performance measurements.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Victor Medeiros .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer Science+Business Media, LLC

About this chapter

Cite this chapter

Medeiros, V., Barros, A., Silva-Filho, A., de Lima, M.E. (2013). High Performance Implementation of RTM Seismic Modeling on FPGAs: Architecture, Arithmetic and Power Issues. In: Vanderbauwhede, W., Benkrid, K. (eds) High-Performance Computing Using FPGAs. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-1791-0_10

Download citation

  • DOI: https://doi.org/10.1007/978-1-4614-1791-0_10

  • Published:

  • Publisher Name: Springer, New York, NY

  • Print ISBN: 978-1-4614-1790-3

  • Online ISBN: 978-1-4614-1791-0

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics