Abstract
The design of portable devices certainly requires consideration of the peak power consumption for reliability and proper circuit operation, but more critical is the time averaged power consumption which is directly proportional to the battery weight and volume required to operate circuits for a given amount of time. In fact, the approaches which will be presented to minimize the average power consumption will also reduce the peak power consumption and improve reliability.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
H.B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison-Wesley, Menlo Park, CA, 1990.
R.W. Brodersen et al., LagerIV Cell Library Documentation, Electronics Research Laboratory, University of California, Berkeley, June 23, 1988.
L.A. Glasser and D.W. Dobberpuhl, The Design and Analysis of VLSI Circuits, Addison-Wesley Publishing Co., Reading, Mass., 1985.
L. Heller and W. Griffin, “Cascode voltage switch logic: A differential CMOS logic Family,” ISSCC, pp. 16–17, Feb. 1984.
G. Jacobs and R.W. Brodersen, “A Fully Asynchronous Digital Signal Processor Using Self-Timed Circuits,” IEEE Journal of Solid-State Circuits, pp. 1526–1537, December 1990.
B. Kingsbury and J. Wawrzynek, Private Communication.
P. E. Landman, J. M Rabaey, “Power Estimation for High Level Synthesis,” EDAC ′93, Paris, pp. 361–366, Feb. 1993.
J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall, Englewood Cliffs, N.J., to be published in 1995.
L.W. Schaper and D.I. Amey, “Improved Electrical Performance Required for Future MOS Packaging,” IEEE Transaction on Components, Hybrids, and Manufacturing Technology, vol. CHMT-6, pp. 282–289, Sept. 1983.
S. Sze, Physics of Semiconductor Devices, John Wiley & Sons, 1981.
H.J.M. Veendrick, “Short-Circuit Dissipation of Static CMOS Circuitry and Its Impact on the Design of Buffer Circuits,” IEEE Journal of Solid-State Circuits, Vol. SC-19, pp. 468–473, August 1984.
N. Weste and K. Eshragian, Principles of CMOS VLSI Design: A Systems Perspective, Addison-Wesley, MA, 1988.
K. Yano et al., “A 3.8ns CMOS 16x16 Multiplier Using Complementary Pass Transistor Logic,” IEEE Journal of Solid-State Circuits, pp. 388–395, April 1990.
C.P. Yuan and T.N. Trick, “A Simple Formula for the Estimation of the Capacitance of Two-dimensional Interconnects in VLSI Circuits,” IEEE Electron Device Letters, vol. EDL-3, pp. 391–393, Dec. 1982.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1995 Springer Science+Business Media New York
About this chapter
Cite this chapter
Chandrakasan, A.P., Brodersen, R.W. (1995). Sources of Power Consumption. In: Low Power Digital CMOS Design. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-2325-3_3
Download citation
DOI: https://doi.org/10.1007/978-1-4615-2325-3_3
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4613-5984-5
Online ISBN: 978-1-4615-2325-3
eBook Packages: Springer Book Archive