Skip to main content

Synthesis of ASICs with Hercules and Hebe

  • Chapter
Book cover High-Level VLSI Synthesis

Abstract

Computer-aided synthesis of digital circuits from behavioral specifications offers an effective means of dealing with the increasing complexity of digital hardware design. The benefits of such a methodology include shortened design time to reduce design cost, ease of modification of the hardware specifications to enhance design reusability, and the ability to more effectively and completely explore the different design tradeoffs between area of the resulting hardware and its processing time.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. G. Borriello and R. Katz. Synthesis and optimization nof interface transducer logic. In ICCAD, Proceedings of International Conference on Computer-Aided Design, pages 56–60, November 1987.

    Google Scholar 

  2. R. Camposano and W. Rosenstiel. Synthesizing circuits from behavioral descriptions. IEEE Transactions on CAD/ICAS Vol. 8(No. 2):171–180, February 1989.

    Google Scholar 

  3. M. Garey and D. Johnson. Computers and Intractability. W. Freeman and Company, 1979.

    MATH  Google Scholar 

  4. S. Hayati, A. Parker, and J. Granacki. Representation of control and timing behavior with applications to interface synthesis. In ICCD Proceedings of International Conference on Computer Design, pages 382–387, October 1988.

    Google Scholar 

  5. D. B. Kasle. High resolution decoding techniques and single-chip decoders for multi-anode microchannel arrays. Proceedings ofInt’ l Society of Optical Eng. Vol 1158:311–318, August 1989. 203

    Google Scholar 

  6. D. C. Ku and G. De Micheli. Hardwarec - a language for hardware design (version 2.0). Stanford University CSL Technical Report CSL-TR-90–419, April 1990.

    Google Scholar 

  7. D. C. Ku and G. De Micheli. Relative scheduling under timing constraints. InDAC, Proceedings of Design Automation Conference, pages 59–64, June 1990.

    Google Scholar 

  8. D. C. Ku and G. De Micheli. Control optimization based on resynchronization of operations. In DAC Proceedings of Design Automation Conference, June 1991.

    Google Scholar 

  9. D. C. Ku and G. De Micheli. Optimal synthesis of control logic from behavioral specifications. Journal of VLSI Integration (To appear) 1991.

    Google Scholar 

  10. M. Ligthart, A. Bechtolsheim, G. De Micheli, and A. El Gamal. Design of a digital audio input output chip. In CICC Proceedings of Custom Integrated Circuits Conference, pages 15.1.1–15.1.6, May 1989.

    Google Scholar 

  11. M. J. McFarland. Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions. In DAC Proceedings of Design Automation Conference, pages 474–480, June 1986,.

    Google Scholar 

  12. G. De Micheli, D. C. Ku, F. Mailhot, and T. Truong. The olympus synthesis system for digital design. IEEE Design and Test Magazine, pages 37–53, October 1990.

    Google Scholar 

  13. J. Nestor and D. Thomas. Behavioral synthesis with interfaces. In DAC, Proceedings of Design Automation Conference, pages 112–115, June 1986.

    Google Scholar 

  14. V. Rampa and G. De Micheli. The bi-dimensional dct chip. In ISCAS, Proceedings of International Symposium on Circuits and Systems, pages 220–225, May 1989.

    Google Scholar 

  15. E. A. Snow. Automation of module set independent register-transfer level design. Ph.D. Dissertation, Carnegie Mellon University, April 1978.

    Google Scholar 

  16. H. Trickey. Flamel: A high-level hardware compiler. IEEE Transactions on CAD/ICAS Vol. CAD-6:259–269, March 1987.

    Google Scholar 

  17. R. Walker and D. Thomas. Behavioral transformation for algorithmic level is design. IEEE Transactions on CAD/ICAS Vol. 8:1115–1128, October 1989.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1991 Springer Science+Business Media New York

About this chapter

Cite this chapter

Ku, D.C., De Micheli, G. (1991). Synthesis of ASICs with Hercules and Hebe. In: Camposano, R., Wolf, W. (eds) High-Level VLSI Synthesis. The Springer International Series in Engineering and Computer Science, vol 136. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-3966-7_8

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-3966-7_8

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4613-6771-0

  • Online ISBN: 978-1-4615-3966-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics