Skip to main content

A Searching Approach Self-Testing Algorithm for Analog Fault Diagnosis

  • Chapter
Testing and Diagnosis of Analog Circuits and Systems

Abstract

Given our experience with the digital test problem and the analog computer- aided design (CAD) problem, one might initially assume that the analog test problem could be resolved simply by integrating the tools and techniques of these two well-established fields. In fact, however, the analog problem is characterized by tolerance, modeling, and simulation problems which have no counterpart in the digital problem, while many of the concepts derived from the analog design problem are incompatible with the economics of the test environment.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

eBook
USD 16.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 16.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R. Saeks, and S. R. Liberty, Rational Fault Analysis, Marcel Dekker, New York, 1977.

    MATH  Google Scholar 

  2. R Duhamal, and J. C. Rault, “Automatic Test Generation Techniques for Analog Circuits and Systems: A Review,” IEEE Trans. Circuits Syst, Vol. CAS-26, pp. 411–440, July 1979.

    Google Scholar 

  3. W. A. Plice, “Automatic Generation of Fault Isolation Test for Analog Circuit Boards: A Survey,” presented at ATE EAST ’78, Boston, Sep. 1978, pp. 26–28.

    Google Scholar 

  4. J. W. Bandler, and A. E. Salama, “Fault Diagnosis of Analog Circuits,” IEEE Proc., pp. 1279–1325, Aug. 1985.

    Google Scholar 

  5. R.-W. Liu, Analog Fault Diagnosis, IEEE Press, New York, 1987.

    Google Scholar 

  6. R.-W. Liu, and R. Saeks (Eds.), Report on the ONR Workshop on Analog Fault Diagnosis, University of Notre Dame, Notre Dame IN, May 1981.

    Google Scholar 

  7. W. A. Plice, “A Survey of Analog Fault Diagnosis,” presented at the workshop on Analog Fault Diagnosis, University of Notre Dame, Notre Dame, IN, May 1981.

    Google Scholar 

  8. R. Saeks, “A Self-Testing Algorithm for Analog Fault Diagnosis,” presented at the workshop on Analog Fault Diagnosis, University of Notre Dame, Notre Dame, IN, May 1981.

    Google Scholar 

  9. R. Saeks, “Criteria for Analog Fault Diagnosis,” in Nonlinear Fault Analysis, Technical Report, Texas Tech University, Lubbock, pp. 19–28.

    Google Scholar 

  10. R. Saeks, S. P. Singh, and R.-W. Liu, “Fault Isolation via Component Simulation,” IEEE Trans. Circuit Theory, Vol. CT-19, pp. 634–640, Nov. 1972.

    Article  Google Scholar 

  11. N. Sen, and R. Saeks, “A Measure of Testability and Its Application to Test Point Selection—theory,” Proc. 20th Midwest Symp. on Circuits and Systems, Lubbock, TX, Aug. 1977.

    Google Scholar 

  12. Z. F. Huang, C.-S. Lin, and R.-W. Liu, “Node-Fault Diagnosis and a Design of Testability,” IEEE Trans. Circuits Syst, Vol. CAS-30, pp. 257–265, May 1983.

    Article  MathSciNet  Google Scholar 

  13. C. S. Lin, Z. F., Huang, and R.-W. Liu, “Fault Diagnosis of Linear Analog Networks: A Theory and Its Application,” Proc. IEEE Int. Symp. Circuits Syst., pp. 1090–1093, May 1983.

    Google Scholar 

  14. R. M. Biernacki, and J. W. Bandler, “Multiple-Fault Location of Analog Circuits,” IEEE Trans. Circuits Syst, Vol. CAS-28, pp. 361–366, May 1981.

    Article  Google Scholar 

  15. T. N. Trick, W. Mayeda, and A. A. Sakla, “Calculation of Parameter Value for Fault Detection in Analog Circuits,” 1980 IEEE Int. Symp. on Circuits and Syst., IEEE, New York, pp. 1057–1077.

    Google Scholar 

  16. L. Rapisarda, and R. DeCarlo, “Analog Multifrequency Fault Diagnosis,” IEEE Trans. Circuits Syst, Vol. CAS-30, No. 4, pp. 223–234, Apr. 1983.

    Article  Google Scholar 

  17. E. Flecha, and R. DeCarlo, “The Nonlinear Analog Fault Diagnosis Scheme of Wu, Nakajima, Wey, and Saeks in the Tableau Context,” IEEE Trans. Circuits Syst, Vol. CAS-31, pp. 828–830, Sept. 1984.

    Article  Google Scholar 

  18. R. Saeks, and R.-W. Liu, “Fault Diagnosis in Electronic Circuits,” in Nonlinear Fault Analysis, Texas Tech University, Lubbock, pp. 3–7.

    Google Scholar 

  19. C.-C. Wu, K. Nakajima, C.-L. Wey, and R. Saeks, “Analog Fault Analysis with Failure Bounds,”IEEE Trans. Circuits Syst, Vol. CAS 29, No. 5, pp. 277–284, May 1982.

    Article  Google Scholar 

  20. C.-L. Wey, and R. Saeks, “On the Implementation of an Analog ATPG: The Linear Case,” IEEE Trans. Instrumentation Measurement, Vol. IM-34, pp. 277–284, 1985.

    Google Scholar 

  21. C.-L. Wey, and R. Saeks, “On the Implementation of an Analog ATPG: The Nonlinear Case,” IEEE Trans. Instrumentation Measurement, Vol. IM-37, No. 2, pp. 252–258, Jun. 1988.

    Article  Google Scholar 

  22. R. A. DeCarlo, and R. Saeks, Interconnection Dynamical Systems, Marcel Dekker, New York, 1981.

    Google Scholar 

  23. L. W. Nagel, SPICE2: A Computer Program to Simulate Semiconductor Circuit,University of California, Berkeley, 1976.

    Google Scholar 

  24. C. L. Wey, AATPG: Analog Automatic Test Program Generation. User Manual, Technical Report, Texas Tech University, Lubbock, 1983.

    Google Scholar 

  25. F. P. Preparata, G. Metze, and R. T. Chien, “On the Connection Assignment Problem of Diagnosable Systems,” IEEE Trans. Electronic Comput, Kol. EC–16, pp. 44S–454, 1967.

    Google Scholar 

  26. T. Amin, unpublished notes, Bell Laboratories, 1980.

    Google Scholar 

  27. L. S. Hakimi, “Fault Analysis in Digital Systems—A Graph Theoretic Approach,” in Rational Fault Analysis, R. Saeks and S. R. Liberty, Eds., Marcel Dekker, New York, 1977, pp. 1–12.

    Google Scholar 

  28. R.-W. Liu, unpublished notes, University of Notre Dame, Notre Dame, IN, 1980.

    Google Scholar 

  29. C. L. Wey, “Parallel Processing for Analog Fault Diagnosis,” International Journal of Circuit Theory and Applications. Vol. 16, No. 3. pp. 303–316, July 1988, Wiley, NY.

    Google Scholar 

  30. M. A. Breurer (Ed.), Digital System Design Automation: Languages, Simulation & Database, Computer Sciences Press, Potomac, MD, 1975.

    Google Scholar 

  31. T. L. Fennell, and T. A. Nicolino, “Computer Aided Testability,” Proc. IEEE Annual Reliability and Maintainability Symp., pp. 6–10, 1984.

    Google Scholar 

  32. C. L. Wey “Design of Testability for Analog Fault Diagnosis,” Int. J. Circuit Theory Appl, Vol. 15, No. 2, pp. 123–142, Apr. 1987, Wiley, NY.

    Google Scholar 

  33. C. L. Wey, “A Decision Process for Analog System Fault Diagnosis,” IEEE Trans. Circuits Syst., Vol. CAS-34, No. 1, pp. 107–109, Jan. 19

    Google Scholar 

Download references

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1991 Van Nostrand Reinhold

About this chapter

Cite this chapter

Wey, CL. (1991). A Searching Approach Self-Testing Algorithm for Analog Fault Diagnosis. In: Liu, Rw. (eds) Testing and Diagnosis of Analog Circuits and Systems. Springer, Boston, MA. https://doi.org/10.1007/978-1-4615-9747-6_6

Download citation

  • DOI: https://doi.org/10.1007/978-1-4615-9747-6_6

  • Publisher Name: Springer, Boston, MA

  • Print ISBN: 978-1-4615-9749-0

  • Online ISBN: 978-1-4615-9747-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics