Skip to main content
SpringerLink
Log in

Implementation of the Standard Floating Point DWT Using IEEE 754 Floating Point MAC

  • Conference paper
  • First Online:
Intelligent Communication Technologies and Virtual Mobile Networks (ICICV 2019)

Part of the book series: Lecture Notes on Data Engineering and Communications Technologies ((LNDECT,volume 33))

Included in the following conference series:

  • 1114 Accesses

Abstract

This work concentrates mainly for the implementation of Standard DWT using IEEE 754 floating point format. Currently, in the signal processing, for audio purpose the fixed point DWT is used as audio CODEC [1]. The main bottleneck of the fixed point DWT or the traditional DWT is the speed because at the input of the fixed point DWT the over-sampled ADC which is the Sigma-Delta ADC is used. The Sigma-Delta ADC can’t give the speed more than 1 MHz because as the sampling rate increases, the step size decreases so that it takes more time to follow the analog signal which causes the limitation of the speed. Due to the speed limitation of ADC, the whole audio CODEC system which was designed by the fixed point DWT becomes slow even it has the capability to operate with a better speed. Hence, to optimize the system the FIR filters which are used to constitute the standard floating point DWT have been implemented in VLSI.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Bishop, S.L., Rai, S., Gunturk, B., Trahan, J.L., Vaidyanathan, R.: Reconfigurable implementation of wavelet integer lifting transforms for image compression, 1-4244-0690-0/06/$20.00 ©2006 IEEE

    Google Scholar 

  2. Grzeszczak, A., Mandal, M.K., Panchanathan, S.: VLSI implementation of discrete wavelet transform. IEEE Trans. VLSI Syst. 4, 421–433 (1996)

    Article  Google Scholar 

  3. Rioul, O., Duhamel, P.: Fast algorithms for discrete and continuous wavelet transforms. IEEE Trans. Inf. Theory 38(2), 569–586 (1992)

    Article  MathSciNet  Google Scholar 

  4. Mahmoud, M.I., Dessouky, M.I.M., Deyab, S., Elfouly, F.H.: Comparison between haar and Daubechies wavelet transformations on FPGA technology. In: Proceedings of World Academy Of Science

    Google Scholar 

  5. Vaidyanathan, P.P., Nguyen, T.Q., Doganata, Z., Saramaki, T.: Improved technique for design of perfect reconstruction FIR QMF banks with lossless polyphase matrices. IEEE Trans. Acoust. Speech Signal Process. 37, 1042–1056 (1989)

    Article  Google Scholar 

  6. Leong, M.H., A’ain, A.K.: Simple analogue active filter testing using digital modelling. In: 2003 Proceedings of Student Conference on Research and Development (SCOReD), Putrajaya, Malaysia (2003)

    Google Scholar 

  7. Kotteri, K.A., Bell, A.E., Carletta, J.E.: Polyphase Structures for Multiplierless Biorthogonal Filter Banks”, 0-7803-8484-9/04/$20.00 ©2004 IEEE, ICASSP (2004)

    Google Scholar 

  8. Malah, D., Crochiere, R.E., Cox, R.V.: Performance of transform and subband coding systems combined with harmonic scaling of speech. IEEE Trans. Acoust. Speech Signal Process. ASSP 29(2), 273–283 (1981)

    Article  Google Scholar 

  9. Barbedo, J.G.A., Lopes, A.: On the vectorization of fir filterbanks. EURASIP J. Adv. Signal Process, 10 pages (2007). https://doi.org/10.1155/2007/91741. Article ID 91741

  10. Dempster, A.G., Murphy, N.P.: Efficient interpolators and filter banks using multiplier blocks. IEEE Trans. Signals Process. 48(1), 257–261 (2000)

    Article  Google Scholar 

  11. Schafer, R.W., Rabiner, L.R., Herrmann, O.: FIR Digital Filter banks for speech analysis. BEL Syst. Tech. J. 54(3), 531–544 (1975)

    Article  Google Scholar 

  12. Aswale, M.M., Patil, R.B.: VHDL implementation of multiplier less, high performance DWT filter bank. In: Proceedings of the World Congress on Engineering, WCE 2007, vol. I, 2–4 July 2007, London, U.K (2007)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Electronics and Communication Engineering, Matrusri Engineering College, Saidabad, Hyderabad, India

    R. Prakash Rao, P. Hara Gopal Mani, K. Ashok Kumar & B. Indira Priyadarshini

Authors
  1. R. Prakash Rao
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. P. Hara Gopal Mani
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. K. Ashok Kumar
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. B. Indira Priyadarshini
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to R. Prakash Rao .

Editor information

Editors and Affiliations

  1. Department of CSE, Francis Xavier Engineering College, Tirunelveli, Tamil Nadu, India

    S. Balaji

  2. Departamento de Engenharia Informática, Faculdade de Ciências e Tecnologia, University of Coimbra, Coimbra, Portugal

    Álvaro Rocha

  3. Department of Electrical Engineering, National Changhua University of Education, Changhua County, Taiwan

    Yi-Nan Chung

Rights and permissions

Reprints and permissions

Copyright information

© 2020 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Prakash Rao, R., Hara Gopal Mani, P., Ashok Kumar, K., Indira Priyadarshini, B. (2020). Implementation of the Standard Floating Point DWT Using IEEE 754 Floating Point MAC. In: Balaji, S., Rocha, Á., Chung, YN. (eds) Intelligent Communication Technologies and Virtual Mobile Networks. ICICV 2019. Lecture Notes on Data Engineering and Communications Technologies, vol 33. Springer, Cham. https://doi.org/10.1007/978-3-030-28364-3_13

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-28364-3_13

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-28363-6

  • Online ISBN: 978-3-030-28364-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation