Skip to main content
SpringerLink
Log in

Handling Power Draining Attacks

  • Chapter
  • First Online:
Self Aware Security for Real Time Task Schedules in Reconfigurable Hardware Platforms

  • 261 Accesses

Abstract

With the advent of Industry 4.0 or the fourth industrial revolution [RB18], a key issue was to ensure flexibility and reconfigurability of the processing resources. Moreover, direct task execution in hardware enhances speed of operation and also ensures security from various types of software attacks. Previous hardware based systems, i.e. application specific integrated circuits (ASICs), though ensured high speed in task operation, but did not possess flexibility, i.e. different types of tasks could not be executed in the same platform. Such a limitation was eradicated with advent of reconfigurable hardware or field programmable gate arrays (FPGAs) [Xil18]. With its ability of dynamic partial reconfiguration at runtime, FPGAs provided the necessary flexibility for execution of different types of tasks on the same platform, in addition to hardware acceleration and security from various types of software attacks [Xil10, Xil18].

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 159.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. L. Amarú, P.-E. Gaillardon, G. De Micheli,. The EPFL combinational benchmark suite, in Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS), number CONF (2015)

    Google Scholar 

  2. K. Baital, A. Chakrabarti, Dynamic scheduling of tasks for multi-core real-time systems based on optimum energy and throughput. IET Comput. Digit. Tech. 13(2), 93–100 (2018)

    Article  Google Scholar 

  3. S. Bhunia, M.S. Hsiao, M. Banga, S. Narasimhan, Hardware Trojan attacks: threat analysis and countermeasures. Proc. IEEE 102(8), 1229–1247 (2014)

    Article  Google Scholar 

  4. C. Bolchini, A. Miele, Reliability-driven system-level synthesis for mixed-critical embedded systems. IEEE Trans. Comput. 62(12), 2489–2502 (2013)

    Article  MathSciNet  Google Scholar 

  5. M. Bambagini, M. Marinoni, H. Aydin, G. Buttazzo, Energy-aware scheduling for real-time systems: a survey. ACM Trans. Embed. Comput. Syst. 15(1) (2016)

    Google Scholar 

  6. Defense Science Board, Task Force on High Performance Microchip Supply (2005), http://www.acq.osd.mil/dsb/reports/ADA435563.pdf. Accessed 2005

  7. X. Cui, K. Ma, L. Shi, K. Wu, High-level synthesis for run-time hardware Trojan detection and recovery, in Proceedings of the 51st Annual Design Automation Conference, DAC’14, (2014), pp. 157:1–157:6

    Google Scholar 

  8. K. Guha, A. Majumder, D. Saha, A. Chakrabarti, Reliability driven mixed critical tasks processing on FPGAs against hardware Trojan attacks, in 21st Euromicro Conference on Digital System Design, DSD 2018, Prague, Czech Republic, August 29-31, 2018, ed. by M. Novotný, N. Konofaos, A. Skavhaug (IEEE Computer Society, 2018), pp. 537–544

    Google Scholar 

  9. K. Guha, A. Majumder, D. Saha, A. Chakrabarti, Criticality based reliability against hardware trojan attacks for processing of tasks on reconfigurable hardware. Microprocess. Microsyst. 71 (2019)

    Google Scholar 

  10. K. Guha, D. Saha, A. Chakrabarti, Real-time SoC security against passive threats using Crypsis behavior of geckos. J. Emerg. Technol. Comput. Syst. 13(3), 41:1–41:26 (2017)

    Google Scholar 

  11. K. Guha, A. Majumder, D. Saha, A. Chakrabarti, Criticality based reliability against hardware trojan attacks for processing of tasks on reconfigurable hardware. Microprocess. Microsyst. 71 (2019)

    Google Scholar 

  12. K. Guha, D. Saha, A. Chakrabarti, SARP: self aware runtime protection against integrity attacks of hardware Trojans, in VLSI Design and Test (Singapore, 2019), pp. 198–209

    Google Scholar 

  13. K. Guha, D. Saha, and A. Chakrabarti. Stigmergy-Based Security for SoC Operations From Runtime Performance Degradation of SoC Components. ACM Trans. Embed. Comput. Syst. 18(2), 14:1–14:26 (2019)

    Google Scholar 

  14. T. Hayashi, A. Kojima, T. Miyazaki, N. Oda, K. Wakita, T. Furusawa, Application of FPGA to nuclear power plant i&c systems, in Progress of Nuclear Safety for Symbiosis and Sustainability (Springer, 2014), pp. 41–47

    Google Scholar 

  15. H. Koc, P.P. Madupu, Optimizing energy consumption in cyber physical systems using multiple operating modes, in 2018 IEEE 8th Annual Computing and Communication Workshop and Conference (CCWC) (2018), pp. 520–525

    Google Scholar 

  16. Y. Liu, Y. Jin, Y. Makris, Hardware Trojans in wireless cryptographic ICs: silicon demonstration & detection method evaluation, in Proceedings of the International Conference on Computer-Aided Design, ICCAD’13 (2013), pp. 399–404

    Google Scholar 

  17. C. Liu, J. Rajendran, C. Yang, R. Karri, Shielding heterogeneous MPSoCs from untrustworthy 3PIPs through security-driven task scheduling. IEEE Trans. Emerg. Topics Comput. 2(4), 461–472 (2014)

    Article  Google Scholar 

  18. S. Moulik, R. Devaraj, A. Sarkar, Healers: a heterogeneous energy-aware low-overhead real-time scheduler. IET Comput. Digit. Tech. 13(6), 470–480 (2019)

    Article  Google Scholar 

  19. V. Moghaddas, M. Fazeli, A. Patooghy, Reliability-oriented scheduling for static-priority real-time tasks in standby-sparing systems. Microprocess. Microsyst. 45(PA), 208–215 (2016)

    Google Scholar 

  20. S. Mal-Sarkar, R. Karam, S. Narasimhan, A. Ghosh, A. Krishna, S. Bhunia, Design and validation for FPGA trust under hardware Trojan attacks. IEEE Trans. Multi-Scale Comput. Syst. 2(3), 186–198 (2016)

    Article  Google Scholar 

  21. D. McIntyre, F. Wolff, C. Papachristou, S. Bhunia, D. Weyer, Dynamic evaluation of hardware trust, in 2009 IEEE International Workshop on Hardware-Oriented Security and Trust (2009), pp. 108–111

    Google Scholar 

  22. B.J. Mohd, K.M.A. Yousef, A. AlMajali, T. Hayajneh. Power-aware adaptive encryption. in 2019 IEEE Jordan International Joint Conference on Electrical Engineering and Information Technology (JEEIT) (2019), pp. 711–716

    Google Scholar 

  23. L. Ribeiro, M. Björkman, Transitioning from standard automation solutions to cyber-physical production systems: an assessment of critical conceptual and technical challenges. IEEE Syst. J. 12(4), 3816–3827 (2018)

    Article  Google Scholar 

  24. J.J. Rajendran, O. Sinanoglu, R. Karri, Building trustworthy systems using untrusted components: a high-level synthesis approach. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(9), 2946–2959 (2016)

    Google Scholar 

  25. S.Z. Sheikh, M.A. Pasha, Energy-efficient multicore scheduling for hard real-time systems: a survey. ACM Trans. Embed. Comput. Syst. 17(6) (2018)

    Google Scholar 

  26. M. Tehranipoor, F. Koushanfar, A survey of hardware Trojan taxonomy and detection. IEEE Des. Test Comput. 27(1), 10–25 (2010)

    Article  Google Scholar 

  27. S. Tosun, Energy and reliability aware task scheduling onto heterogeneous MPSoC architectures. Springer J. Supercomput. 62, 265–289 (2012)

    Article  Google Scholar 

  28. K. Xiao, D. Forte, M. Tehranipoor, A novel built-in self-authentication technique to prevent inserting hardware Trojans. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(12), 1778–1791 (2014)

    Article  Google Scholar 

  29. S. Xin, Q. Guo, H. Sun, B. Zhang, J. Wang, C. Chen, Cyber-physical modeling and cyber-contingency assessment of hierarchical control systems. IEEE Trans. Smart Grid 6(5), 2375–2385 (2015)

    Article  Google Scholar 

  30. Incorporation Xilinx, Virtex-4 family overview, in Tech. Doc. DS112 (v2. 0) (2010), pp. 1–8

    Google Scholar 

  31. Xilinx_Inc., ZynQ-7000 SoC-Technical Reference Manual UG585, https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf (2018)

Download references

Author information

Authors and Affiliations

  1. A. K. Choudhury School of Information Technology (AKCSIT), University of Calcutta, Kolkata, West Bengal, India

    Krishnendu Guha & Amlan Chakrabarti

  2. School of Computer Science and Electronic Engineering (CSEE), University of Essex, Colchester, UK

    Sangeet Saha

Authors
  1. Krishnendu Guha
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Sangeet Saha
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Amlan Chakrabarti
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Krishnendu Guha .

Rights and permissions

Reprints and permissions

Copyright information

© 2021 The Author(s), under exclusive license to Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Guha, K., Saha, S., Chakrabarti, A. (2021). Handling Power Draining Attacks. In: Self Aware Security for Real Time Task Schedules in Reconfigurable Hardware Platforms. Springer, Cham. https://doi.org/10.1007/978-3-030-79701-0_7

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-79701-0_7

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-79700-3

  • Online ISBN: 978-3-030-79701-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation