Abstract
The selection of a suitable bump shape is critical to the performance of a 3D packaging system. The most widely used bump shape (cylindrical) is facing significant reliability issues, including coefficient of thermal expansion (CTE) mismatch, stress and power loss. Bump with a tapered shape have procured a lot of attention recently because of their low volume fraction and coupling capacitance, which can significantly minimize stress and crosstalk related delay. In order to quantify the effective CTE and stress of different solder structures the bump/underfill composite assembly is quantitatively studied using 3D unit-cell technique, which takes evenly distributed bump in the underfill. The temperature-dependent effective CTE of the evenly distributed bump incorporating the volume fraction can be used for the analysis of the stress issues. Additionally, for the analysis of the power loss, the analytical π based impedance network is proposed. The model was successfully verified by EM simulation under the different frequency range. Furthermore, a distinctive electromagnetic (EM) based model is used to analyze the NEXT (Near end) and FEXT (Far end) crosstalk delay using coupled bump arrangement at 32 nm technology. Using Computer Simulation Microwave Studio (CST MWS) industry-standard EM simulations tool, the crosstalk induced delay is obtained upto 20 GHz operating frequencies for different bump architectures i.e. cylindrical, spherical and tapered. Considering a tapered bump, a substantial improvement in NEXT, FEXT, and CTE at 32 nm technology is observed as 3.39%, 4.02%, 7.03%, 8.08% 11.88%, and 40.18% respectively compared to the spherical and cylindrical bump.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Chang, N., Chung, C.K., Wang, Y.P., Lin, C.F., Su, P.J., Shih, T., Kao, N., Hung, J.: 3D micro bump interface enabling top die interconnect to true circuit through silicon via wafer. In: IEEE 70th Electronic Components and Technology Conference (ECTC), pp. 1888–1893. IEEE, Orlando, FL, USA (2020)
AbdelAziz, M., Xu, D.E., Wang, G., Mayer, M.: Electromigration in solder joints: A cross-sectioned model system for real-time observation. Microelectron. Reliab. 119, 114068 (2021)
Chandrakar, S., Gupta, D., Majumder, M.K.: Role of through silicon via in 3D integration: Impact on delay and power. J. Circ. Syst. Comput. 30(3), 2150051(2021)
Nashrudin, M.N., Gan, Z.L., Abas, A., Ishak, M.H.H., Ali, M.Y.T.: Effect of hourglass shape solder joints on underfill encapsulation process: numerical and experimental studies. Solder. Surf. Mount Technol. 32(03), 147–156 (2020)
Imura, F., Watanabe, N., Nemoto, S., Feng, W., Kikuchi, K., Nakagawa, H., Aoyagi, M.: Development of micro bump joints fabrication process using cone shape Au bumps for 3D LSI chip stacking. In: IEEE 64th Electronic Components and Technology Conference (ECTC), pp. 1915–1920. IEEE, Orlando, FL, USA (2014)
Xu, P., Tong, F., Davis, V.A., Park, M., Hamilton, M.C.: Solution-based fabrication of carbon nanotube bumps for flip-chip interconnects. IEEE Trans. Nanotechnol. 13(6), 1118–1126 (2014)
Ng, F.C., Abas, A., Abdullah, M.Z.: Effect of solder bump shapes on underfill flow in flip-chip encapsulation using analytical, numerical and PIV experimental approaches. Microelectron. Reliab. 81, 41–63 (2018)
Motoyoshi, M., Yanagimura, K., Fushimi, T., Endo, S.: Stacked pixel sensor/detector technology using au micro-bump junction. In: International 3D Systems Integration Conference (3DIC), pp. 1–4. IEEE, Sendai, Japan (2019)
Depiver, J.A., Mallik, S., Amalu, E.H.: Effective solder for improved thermo-mechanical reliability of solder joints in a ball grid array (BGA) soldered on printed circuit board (PCB). J. Electron. Mater. 50(1), 263–282 (2021)
Kim, J., et al.: High frequency scalable electrical model and analysis of a through silicon via (TSV). IEEE Trans. Comp. Pack. Manuf. Technol. 1(2), 181–195 (2011)
Tong, J., Sato, Y., Panayappan, K., Sundaram, V., Peterson, A.F., Tummala, R.R.: Electrical modeling and analysis of tapered through-package via in glass interposers. IEEE Trans. Comp. Pack. Manuf. Technol. 6(5), 775–783 (2016)
Liu, X., Zhu, Z., Yang, Y., Ding, R.: Parasitic inductance of non-uniform through-silicon vias (TSVs) for microwave applications. IEEE Microw. Wirel. Comp. Lett. 25(7), 424–426 (2015)
Su, J., Wang, F., Zhang, W.: Capacitance expressions and electrical characterization of tapered through-silicon vias for 3-D ICs. IEEE Trans. Comp. Pack. Manuf. Technol. 5(10), 1488–1496 (2015)
Sahu, C.C., Chandrakar, S. and Majumder, M.K.: Signal transmission and reflection losses of cylindrical and tapered shaped TSV in 3D integrated circuits. In: IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS), pp. 44–47. IEEE, Chennai, India (2020)
CST Studio Suite, “CST Microwave Studio,” 2008. http:// www.cst.com
Li, Y., Zhao, X.C., Liu, Y., Li, H.: Effect of bump shape on current density and temperature distributions in solder bump joints under electromigration. Adv. Mater. Res. 569, 82–87 (2012)
Ladani, L.J.: Numerical analysis of thermo-mechanical reliability of through silicon vias (TSVs) and solder interconnects in 3-dimensional integrated circuits. Microelectron. Eng. 87, 208–215 (2010)
Huang, C., Pan, L., Liu, R., Wang, Z.: Thermal and electrical properties of BCB-liner through-silicon vias. IEEE Trans. Comp. Pack. Manuf. Technol. 4(12), 1936–1946 (2014)
Khor, C.Y., Abdullah, M.Z., Leong, W.C.: Fluid/structure interaction analysis of the effects of solder bump shapes and input/output counts on moulded packaging. IEEE Trans. Comp. Pack. Manuf. Technol. 2(4), 604–616 (2012)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Switzerland AG
About this paper
Cite this paper
Chandrakar, S., Das, K.K., Gupta, D., Majumder, M.K. (2022). Signal Integrity and Power Loss Analysis for Different Bump Structures in Cylindrical TSV. In: Shah, A.P., Dasgupta, S., Darji, A., Tudu, J. (eds) VLSI Design and Test. VDAT 2022. Communications in Computer and Information Science, vol 1687. Springer, Cham. https://doi.org/10.1007/978-3-031-21514-8_30
Download citation
DOI: https://doi.org/10.1007/978-3-031-21514-8_30
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-031-21513-1
Online ISBN: 978-3-031-21514-8
eBook Packages: Computer ScienceComputer Science (R0)