Skip to main content
SpringerLink
Log in

Ultra-Low Power Analog-Digital Converters for IoT

  • Chapter
  • First Online:
Enabling the Internet of Things

Abstract

This chapter addresses ADCs for IoT nodes, which are needed to digitize sensor information before processing, storage or wireless transmission. ADCs are also required for the radio communication channel. This chapter focusses on successive approximation (SAR) ADCs, a popular architecture for IoT thanks to their high power-efficiency. After deriving requirements for IoT, the design basics of SAR ADCs are discussed, followed by various design examples to illustrate key enabling techniques.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 109.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 139.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 199.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  • A.M. Abo, P.R. Gray, A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter. IEEE J. Solid-State Circuits 34(5), 599–606 (1999)

    Article  Google Scholar 

  • A. Agnes, E. Bonizzoni, P. Malcovati, F. Maloberti, A 9.4-ENOB 1V 3.8 μW 100kS/s SAR ADC with time-domain comparator. ISSCC Dig. Tech. Papers (Feb. 2008), pp. 246–247

    Google Scholar 

  • S. Billa, A. Sukumaran, S. Pavan, A 280 μW 24 kHz-BW 98.5 dB-SNDR chopped single-bit CT ΔΣM achieving <10Hz 1/f noise corner without chopping artifacts. ISSCC Dig. Tech. Papers (Feb. 2016), pp. 276–277

    Google Scholar 

  • S.-W.M. Chen, R.W. Brodersen, A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS. IEEE J. Solid-State Circuits 41(12), 2669–2680 (2006)

    Article  Google Scholar 

  • T.B. Cho, P.R. Gray, A 10 b, 20 M sample/s, 35 mW pipeline A/D converter. IEEE J. Solid-State Circuits 30(3), 166–172 (1995)

    Article  Google Scholar 

  • Q. Dong, K. Yang, D. Blaauw, D. Sylvester, A 114‐pW PMOS‐only, trim‐free voltage reference with 0.26% within‐wafer inaccuracy for nW systems, in IEEE Symposium on VLSI Circuits (June 2016)

    Google Scholar 

  • V. Giannini, P. Nuzzo, V. Chironi et al., An 820μW 9b 40MS/s noise–tolerant dynamic-SAR ADC in 90 nm digital CMOS. ISSCC Dig. Tech. Papers (Feb. 2008), pp. 238–239

    Google Scholar 

  • B.P. Ginsburg, A.P. Chandrakasan, A 500 MS/s 5b ADC in 65 nm CMOS. in IEEE Symposium on VLSI Circuits (June 2006), pp. 140–141

    Google Scholar 

  • V. Hariprasath, J. Guerber, S.-H. Lee, U.-K. Moon, Merged capacitor switching based SAR ADC with highest switching energy-efficiency. IET Electron. Lett. 46(9), 620–621 (2010)

    Article  Google Scholar 

  • P. Harpe, C. Zhou, Y. Bi et al., A 26 μW 8 bit 10 MS/s asynchronous SAR ADC for low energy radios. IEEE J. Solid-State Circuits 46(7), 1585–1595 (2011)

    Article  Google Scholar 

  • P. Harpe, G. Dolmans, K. Philips, H. de Groot, A 0.7 V 7-to-10 bit 0-to-2 MS/s flexible SAR ADC for ultra low-power wireless sensor nodes. in European Solid-State Circuits Conference (Sep. 2012), pp. 373–376

    Google Scholar 

  • P. Harpe, E. Cantatore, A. van Roermund, A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with data-driven noise reduction. ISSCC Dig. Tech. Papers (Feb. 2013), pp. 270–271

    Google Scholar 

  • P. Harpe, E. Cantatore, A. van Roermund, An oversampled 12/14b SAR ADC with noise reduction and linearity enhancements achieving up to 79.1dB SNDR. ISSCC Dig. Tech. Papers (Feb. 2014), pp. 194–195

    Google Scholar 

  • P. Harpe, H. Gao, R. van Dommele, E. Cantatore, A. van Roermund, A 3 nW signal-acquisition IC integrating an amplifier with 2.1 NEF and a 1.5fJ/conv-step ADC. ISSCC Dig. Tech. Papers (Feb. 2015), pp. 382–383

    Google Scholar 

  • P. Harpe, H. Gao, R. van Dommele, E. Cantatore, A.H.M. van Roermund, A 0.20 mm2 3 nW signal acquisition IC for miniature sensor nodes in 65 nm CMOS. IEEE J. Solid-State Circuits 51(1), 240–248 (2016)

    Article  Google Scholar 

  • M. Konijnenburg, S. Stanzione, L. Yan et al., A battery-powered efficient multi-sensor acquisition system with simultaneous ECG, BIO-Z, GSR, and PPG. ISSCC Dig. Tech. Papers (Feb. 2016), pp. 480–481

    Google Scholar 

  • C.-Y. Liou, C.-C. Hsieh, A 2.4-to-5.2fJ/conversion-step 10b 0.5-to-4MS/s SAR ADC with Charge-Average Switching DAC in 90 nm CMOS, in ISSCC Dig. Tech. Papers (Feb. 2013), pp. 280–281

    Google Scholar 

  • C.-C. Liu, S.-J. Chang, G.-Y. Huang, Y.-Z. Lin, A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure. IEEE J. Solid-State Circuits 45(4), 731–740 (2010)

    Article  Google Scholar 

  • Y.-H. Liu, C. Bachmann, X. Wang et al., A 3.7 mW-RX 4.4 mW-TX fully integrated bluetooth-low-energy/IEEE802.15.4/proprietary SoC with an ADPLL-based fast frequency offset compensation in 40 nm CMOS. ISSCC Dig. Tech. Papers (Feb. 2015), pp. 236–237

    Google Scholar 

  • M. Liu, K. Pelzers, R. van Dommele, A. van Roermund, P. Harpe, A 106nW 10 b 80 kS/s SAR ADC with duty-cycled reference generation in 65 nm CMOS. IEEE J. Solid State Circuits 51(10), 2435–2445 (2016a)

    Article  Google Scholar 

  • M. Liu, A. van Roermund, P. Harpe, A 7.1fJ/conv.-step 88dB-SFDR 12b SAR ADC with energy-efficient swap-to-reset, in European Solid-State Circuits Conference (Sep. 2016b), pp. 409–412

    Google Scholar 

  • L. Magnelli, F. Crupi, P. Corsonello, C. Pace, G. Iannaccone, A 2.6 nW, 0.45 V temperature-compensated subthreshold CMOS voltage reference. IEEE J. Solid-State Circuits 46(2), 465–474 (2011)

    Article  Google Scholar 

  • K.A.A. Makinwa, A. Baschirotto, P. Harpe (eds.), Efficient Sensor Interfaces, Advanced Amplifiers and Low Power RF Systems—Advances in Analog Circuit Design 2015 (Springer, Berlin, 2016), ISBN 978-3-319-21184-8

    Google Scholar 

  • B. Murmann, ADC Performance Survey 1997–2016. http://web.stanford.edu/~murmann/adcsurvey.html

  • M. Pelgrom, Analog-to-Digital Conversion (Springer, Berlin, 2017) ISBN 978-3-319-44970-8

    Google Scholar 

  • J. Prummel, M. Papamichail, M. Ancis, A 10mW bluetooth low-energy transceiver with on-chip matching, in ISSCC Dig. Tech. Papers (Feb. 2015), pp. 238–239

    Google Scholar 

  • T. Sano, M. Mizokami, H. Matsui, A 6.3mW BLE transceiver embedded RX image-rejection filter and TX harmonic-suppression filter reusing on-chip matching network, in ISSCC Dig. Tech. Papers (Feb. 2015), pp. 240–241

    Google Scholar 

  • M. Seok, G. Kim, D. Blaauw, D. Sylvester, A portable 2-transistor picowatt temperature-compensated voltage reference operating at 0.5 V. IEEE J. Solid-State Circuits 47(10), 2534–2545 (2012)

    Article  Google Scholar 

  • Y.-S. Shu, L.-T. Kuo, T.-Y. Lo, An oversampling SAR ADC with DAC mismatch error shaping achieving 105dB SFDR and 101dB SNDR over 1 kHz BW in 55 nm CMOS, in ISSCC Dig. Tech. Papers (Feb. 2016), pp. 458–459

    Google Scholar 

  • H.-Y. Tai, Y.-S. Hu, H.-W. Chen, H.-S. Chen, A 0.85fJ/conversion-step 10b 200kS/s subranging SAR ADC in 40 nm CMOS, in ISSCC Dig. Tech. Papers (Feb. 2014), pp. 196–197

    Google Scholar 

  • M. van Elzakker, E. van Tuijl, P. Geraedts et al., A 10-bit charge-redistribution ADC consuming 1.9 μW at 1 MS/s. IEEE J. Solid-State Circuits 45(5), 1007–1015 (2010)

    Article  Google Scholar 

  • M. Vidojkovic, X. Huang, P. Harpe et al., A 2.4 GHz ULP OOK single-chip transceiver for healthcare applications, in ISSCC Dig. Tech. Papers (Feb. 2011), pp. 458–459

    Google Scholar 

  • M. Yip, A.P. Chandrakasan, A resolution-reconfigurable 5-to-10b 0.4-to-1V power scalable SAR ADC, in ISSCC Dig. Tech. Papers (Feb. 2011), pp. 190–191

    Google Scholar 

  • D. Zhang, A. Alvandpour, A 3-nW 9.1-ENOB SAR ADC at 0.7 V and 1 kS/s, in European Solid-State Circuits Conference (Sep. 2012), pp. 369–372

    Google Scholar 

  • Y. Zhu, C.-H. Chan, U.-F. Chio et al., A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS. IEEE J. Solid-State Circuits 45(6), 1111–1121 (2010)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Eindhoven University of Technology, Eindhoven, Netherlands

    Pieter Harpe

Authors
  1. Pieter Harpe
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Pieter Harpe .

Editor information

Editors and Affiliations

  1. Department of Electrical & Computer Engineering, National University of Singapore, Singapore, Singapur, Singapore

    Massimo Alioto

Rights and permissions

Reprints and permissions

Copyright information

© 2017 Springer International Publishing AG

About this chapter

Cite this chapter

Harpe, P. (2017). Ultra-Low Power Analog-Digital Converters for IoT. In: Alioto, M. (eds) Enabling the Internet of Things. Springer, Cham. https://doi.org/10.1007/978-3-319-51482-6_13

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-51482-6_13

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-51480-2

  • Online ISBN: 978-3-319-51482-6

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation