Abstract
An alternative approach was taken to improve the high-g shock tolerance of electronic devices. Rather than stiffening electronic devices with potting, the electronic device mass was reduced by an appropriate amount to match the compliance of the device to the circuit board. The devices studied were field effect transistors (FET) in bare die form factor and allowed a wafer thinning process to be utilized. A global-local finite element model was utilized to determine the ideal die thickness for matching the compliance. Test boards were populated with optimal thinned devices and stock devices for comparison on the same board. A three step thinning process was utilized in an effort to minimize the induced defects from the thinning process. The circuit boards with mounted FET’s were dropped from a shock drop tower to successively higher g-shocks up to 60,000-g. The electrical performance of each device was tested and verified after each level of mechanical shock. In general, most devices (both stock and thin) fail electrically before visual evidence of mechanical failure was present. The highest peak acceleration a device survived without failure is used as a figure of merit (e.g. the device failed on the next higher drop). The average of the “peak survived accelerations” for thinned devices is found to be about 25% higher for thin devices than for stock devices. However there was a wide variability in the results, which appears to be the greatest challenge to improving stock tolerance predictability and high confidence reliability of electronic devices.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Lall, P., Dornala, K., Lowe, R., Foley, J.: Survivability assessment of electronics subjected to mechanical shocks up to 25,000 g. 15th IEEE ITHERM Conference, 507 (2016)
Lall, P., Patel, K., Lowe, R., Strickland, M., Blanche, J., Geist, D., Montgomery, R.: Modeling and reliability characterization of area-array electronics subjected to High-G mechanical shock up to 50,000G. IEEE 62nd ECTC Conference, 1194 (2012)
Lall, P., Patel, K., Lowe, R.: High-G shock reliability of ceramic area-array packages. 13th IEEE ITHERM Conference, 1028 (2012)
Ahn, B.Y., Duoss, E.B., Motala, M.J., Guo, X., Park, S.-I., Xiong, Y., Yoon, J., Nuzzo, R.G., Rogers, J.A., Lewis, J.A.: Omnidirectional Printing of Flexible, Stretchable, and Spanning Silver Microelectrodes. Science. 323, 1590, 5921 (2009)
Patton, S.T., Frasca, A.J., Hu, J., Varshney, V., Phillips, B.S., Roy, A.K., Voevodin, A.A.: Multiphysics characterization of multi-walled carbon nanotube thermoplastic polyurethane polymer nanocomposites during compression. Carbon. 98, 638 (2016)
Ilyas, N., Cook, A., Tabor, C.E.: Designing Liquid Metal Interfaces to Enable Next Generation Flexible and Reconfigurable Electronics. Adv. Mater. Interfaces. 4(15), 1700141 (2017)
Ahn, J.-H., Kim, H.-S., Menard, E., Lee, K.J., Zhu, Z., Kim, D.-H., Nuzzo, R.G., Rogers, J.A., Amlani, I., Kushner, V., Thomas, S.G., Duenas, T.: Bendable Integrated Circuits on Plastic Substrates by Use of Printed Ribbons of Single-Crystalline Silicon. Appl. Phys. Lett. 90, 213501 (2007)
Kim, D.-H., Ahn, J.-H., Choi, W.M., Kim, H.-S., Kim, T.-H., Song, J., Huang, Y.Y., Liu, Z., Lu, C., Rogers, J.A.: Stretchable and Foldable Silicon Integrated Circuits. Science. 320(5875), 507–511 (2008)
Jiun, H.H., Ahmad, I., Jalar, A., Omar, G.: Effect of wafer thinning methods towards fracture strength and topography of silicon die. Microelectron. Reliab. 46(5–6), 836 (2006)
Sullivan, S.M.: Current Evolution of Wafer Thinning and Dicing. Electro. Chem. Soc. Trans. 18(1), 745 (2009)
Miyazaki, C., Shimamoto, H., Uematsu, T., Abe, Y.: Development of wafer thinning and dicing technology for thin wafer. IEEE International Conference on 3D Systems Integration. 1 (2009)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 The Society for Experimental Mechanics, Inc.
About this paper
Cite this paper
Ferguson, J.B. et al. (2019). Combined Modeling and Experimental Approach to Improve Mechanical Impact Survivability of GaN Power FET. In: Carroll, J., Xia, S., Beese, A., Berke, R., Pataky, G. (eds) Fracture, Fatigue, Failure and Damage Evolution, Volume 6. Conference Proceedings of the Society for Experimental Mechanics Series. Springer, Cham. https://doi.org/10.1007/978-3-319-95879-8_17
Download citation
DOI: https://doi.org/10.1007/978-3-319-95879-8_17
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-95878-1
Online ISBN: 978-3-319-95879-8
eBook Packages: EngineeringEngineering (R0)