Abstract
This paper introduces a CAD tool, ASPIRE (Automatic Spatial Partitioning In Reconfigurable Environments), for the spatial partitioning problem for Multi-FPGA architectures. The tool takes as input a HDL (Hardware Description Language) model of the application along with user specified constraints and automatically generates a task graph G; partitions the G based on the user specified constraints and maps the blocks of the partitions onto the different FPGAs (Field Programmable Gate Arrays) in the given Multi-FPGA architecture, all in a single-shot. ASPIRE uses an evolutionary approach for the partitioning step. ASPIRE handles the major part of the partitioning at the behavioral HDL level making it scalable with larger complex designs. ASPIRE was successfully employed to spatially partition a reasonably big cryptographic application that involved a 1024-bit modular exponentiation and to map the same onto a network of nine ACEX1K based Altera EP1K30QC208-1 FPGAs.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
De Jong, K.A., Spears, W.M.: Optimal Temporal Partitioning and Synthesis for Reconfigurable Architectures. In: The Proceedings of Design Automation and Test in Europe (DATE), February 23-26, p. 389 (1998)
Srinivasan, V., Radhakrishnan, S., Vemuri, R.: Hardware Software Partitioning with Integrated Hardware Design Space Exploration. In: The Proceedings of Design Automation and Test in Europe (DATE), February 23-26, p. 28 (1998)
Ouaiss, I., Govindarajan, S., Srinivasan, V., Kaul, M., Vemuri, R.: An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures. In: The Proceedings Reconfigurable Architecture Workshop, RAW (1998)
Goldberg, D.E.: Genetic algorithms in Search, Optimization, and Machine Learning. Addison-Wesely, Reading (1989) ISBN
Vemuri, R.: Genetic Algorithms for Partitioning, Placement and Layer Assignment for Multichip Modules, PhD thesis, University of Cincinnati, USA (July 1994)
Mazumder, P., Rudnick, E.: Genetic Algorithms for VLSI Design, Layout and Test Automation. Prentice Hall PTR, Englewood Cliffs (2002)
Hidalgo, J.I., Lanchares, J., Hermida, R.: Partitioning and placement for Multi-FPGA systems using genetic algorithm. In: Euromicro conference 2000, vol. 1, p. 209 (2000)
Blum, T., Paar, C.: High Radix Montgomery modular exponentiation on reconfigurable hardware. IEEE transactions on computers (2001)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2004 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Pratibha, P., Rao, B.S.N., Muthukaruppan, A., Suresh, S., Kamakoti, V. (2004). An Evolutionary Algorithm for Automatic Spatial Partitioning in Reconfigurable Environments. In: Monroy, R., Arroyo-Figueroa, G., Sucar, L.E., Sossa, H. (eds) MICAI 2004: Advances in Artificial Intelligence. MICAI 2004. Lecture Notes in Computer Science(), vol 2972. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-24694-7_76
Download citation
DOI: https://doi.org/10.1007/978-3-540-24694-7_76
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-21459-5
Online ISBN: 978-3-540-24694-7
eBook Packages: Springer Book Archive