Abstract
In October 2000 the National Institute of Standards and Technology chose Rijndael algorithm as the new Advanced Encryption Standard (AES). AES finds wide deployment in a huge variety of products making efficient implementations a significant priority. In this paper we address the design and the FPGA implementation of a fully key agile AES encryption core with 128-bit keys. We discuss the effectiveness of several design techniques, such as accurate floorplanning, the unrolling, tiling and pipelining transformations (also in the case of feedback modes of operation) to explore the design space. Using these techniques, four architectures with different level of parallelism, trading off area for performance, are described and their implementations on a Virtex-E FPGA part are presented. The proposed implementations of AES achieve better performance as compared to other blocks in the literature and commercial IP core on the same device.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Daemen, J., Rijmen, V.: AES Proposal: Rijndael, AES Algorithm Submission (September 1999), available at http://www.nist.gov/CryptoToolkit
National Institute of Standards and Technology (NIST), FIPS Publication 197. Advanced Encryption Standard (AES) (November 2001)
Menezes, A., van Oorschot, P., Vanstone, S.: Handbook of Applied Cryptography. CRC Press, Boca Raton (1996)
National Institute of Standards and Technology (NIST), Special Publication 800-38A. Recommendation for Block Cipher Modes of Operation (December 2001)
Weaver, N., Wawrzynek, J.: Very High Performance, Compact AES Implementation in Xilinx FPGAs (September 2002), available at http://www.cs.berkeley.edu/~nweaver/sfra/rijndael.pdf
Leiserson, C., Rose, F., Saxe, J.: Optimizing synchronous circuitry by retiming. In: Third Caltech Conference On VLSI (March 1993)
Labbé, A., Pérez, A.: AES Implementations on FPGA: Time-Flexibility Tradeoff. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 836–844. Springer, Heidelberg (2002)
Schaumont, P.R., Kuo, H., Verbauwhede, I.M.: Unlocking the Design Secrets of a 2.29 Gb/s Rijndael Processor. In: Proceedings of the International Design Automation Conference (DAC 02), pp. 634–639 (2002)
Elbirt, A.J., Yip, W., Chetwynd, B., Paar, C.: An FPGA-Based Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists. IEEE Trans. on VLSI Systems 9(4), 545–557 (2001)
Amphion Semiconductor: CS5210-40: High Performance AES Encryption Cores, Amphion(TM), Febrauary (2003), available at http://www.amphion.com/cs5210.html
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Saggese, G.P., Mazzeo, A., Mazzocca, N., Strollo, A.G.M. (2003). An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm. In: Y. K. Cheung, P., Constantinides, G.A. (eds) Field Programmable Logic and Application. FPL 2003. Lecture Notes in Computer Science, vol 2778. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-45234-8_29
Download citation
DOI: https://doi.org/10.1007/978-3-540-45234-8_29
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40822-2
Online ISBN: 978-3-540-45234-8
eBook Packages: Springer Book Archive