Abstract
Window operations which are computationally intensive and data intensive are frequently used in image compression, pattern recognition and digital signal processing. The efficiency of memory accessing often dominates the overall computation performance, and the problem becomes increasingly crucial in reconfigurable systems. The challenge is to intelligently exploit data reuse on the reconfigurable fabric (FPGA) to minimize the required memory or memory bandwidth while maximizing parallelism. In this paper, we present a universal memory structure for high level synthesis to automatically generate the hardware frames for all window processing applications. Comparing with related works, our approach can enhance the frequency from 69MHZ to 238.7MHZ.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
So, B., Hall, M.W., Diniz, P.C.: A Compiler Approach to Fast Hardware Design Space Exploration in FPGA-based Systems. In: PLDI 2002, pp. 165–176 (2002)
Gupta, S., et al.: SPARK: a high-level synthesis framework for applying parallelizing compiler transformations. In: Proc. Int. Conf. on VLSI Design (January 2003)
Tripp, J.L., Jackson, P.A., Hutchings, B.L.: Sea Cucumber: A Synthesizing Compiler for FPGAs. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol. 2438, pp. 875–885. Springer, Heidelberg (2002)
Weinhardt, M., Luk, W.: Pipeline vectorization. IEEE Trans. Comput.-Aided Des. 20(2), 234–248 (2001)
Frigo, J., Gokhale, M., Lavenier, D.: Evaluation of the StreamsC C to FPGA Compiler: An Applications Perspective. In: FPGA 2001, Monterey, CA, February 11-13 (2001)
http://www.mentor.com/products/c-based_design/catapult_c_synthesis/index.cfm
Ziegler, H., Hall, M.: Evaluating Heuristics in Automatically Mapping Multi-Loop Applications to FPGAs. In: FPGA’05, Monterey, California, USA, February 20-22 (2005)
Mencer, O., et al.: Design space exploration with a stream compiler. In: Proc. IEEE Int. Conf. on Field Programmable Technology, IEEE Computer Society Press, Los Alamitos (2003)
Soderman, D., Panchul, Y.: Implementing C algorithms in reconfigurable hardware using C2Verilog. In: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM), April 1998, pp. 339–342. IEEE Computer Society Press, Los Alamitos (1998)
Celoxica, Handel-C Language Reference Manual for DK2.0. Document RM-1003-4.0 (2003)
De Figueiredo Coutinho, J.G., Luk, W.: Source-directed transformations for hardware compilation. In: Proc. IEEE Int. Conf. on Field-Programmable Technology, IEEE Computer Society Press, Los Alamitos (2003)
Kambe, T., et al.: A C-based Synthesis System, Bach, and its Application. Bach, and its Application
Gajski, D.D., et al.: SpecC: Specification Language and Methodology. Kluwer Academic Publishers, Boston (2000)
So, B., Hall, M.W., Ziegler, H.E.: Custom Data Layout for Memory Parallelism. In: CGO 2004, pp. 291–302 (2004)
Corre, G., et al.: Memory Accesses Management During High Level Synthesis. In: CODES+ISSS 2004, pp. 42–47 (2004)
Diniz, P.C., Park, J.: Automatic Synthesis of Data Storage and Control Structures for FPGA-Based Computing Engines. In: FCCM 2000, pp. 91–100 (2000)
Baradaran, N., Diniz, P.C., Park, J.: Extending the Applicability of Scalar Replacement to Multiple Induction Variables. In: Eigenmann, R., Li, Z., Midkiff, S.P. (eds.) LCPC 2004. LNCS, vol. 3602, pp. 455–469. Springer, Heidelberg (2005)
Andersson, P.H., Kuchcinski, K.H.: Automatic Local Memory Architecture Generation for Data Reuse in Custom Data Paths. In: Proc. of Engineering of Reconfigurable Systems and Algorithms (2004)
Guo, Z., Buyukkurt, B., Najjar, W.: Input Data Reuse In Compiling Window Operations Onto Reconfigurable Hardware. In: Proc. ACM Symp. On Languages, Compilers and Tools for Embedded Systems (LCTES 2004), Washington, DC, June 2004, ACM Press, New York (2004)
Guo, Z., et al.: Optimized Generation of Data-path from C Codes for FPGAs. In: Int. ACM/IEEE Design, Automation and Test in Europe Conference (DATE 2005), Munich, Germany, March 2005, IEEE Computer Society Press, Los Alamitos (2005)
Mitra, A., Guo, Z., Najjar, W.: Dynamic Co-Processor Architecture for Software Acceleration on CSoCs. In: Int. Conference on Computer Design (ICCD 2006), San Jose, California (2006)
Guo, Z., Najjar, W., Buyukkurt, B.: Efficient Hardware Code Generation for FPGAs. ACM Transaction on Architecture and Code Optimizations (TACO) (Accepted 2006)
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2007 Springer Berlin Heidelberg
About this paper
Cite this paper
Dong, Y., Dou, Y., Zhou, J. (2007). Optimized Generation of Memory Structure in Compiling Window Operations onto Reconfigurable Hardware. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2007. Lecture Notes in Computer Science, vol 4419. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-71431-6_11
Download citation
DOI: https://doi.org/10.1007/978-3-540-71431-6_11
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-71430-9
Online ISBN: 978-3-540-71431-6
eBook Packages: Computer ScienceComputer Science (R0)