Abstract
Since FPGAs are inherently reconfigurable, making FPGA designs generic does not reduce chip cost, as is the case for ASICs. However, designing and mapping lots of specialized FPGA designs introduces an extra EDA cost. We describe a two staged fully automatic FPGA tool flow that efficiently maps a generic HDL design to multiple specialized FPGA configurations. The mapping is fast enough to be executed on-line in dynamically reconfigurable systems. In this paper we focus on troute, the routing algorithm used in our tool flow. We used troute to implement reconfigurable Multistage Interconnection Networks and show huge improvements in area, speed and mapping time compared to conventional non-reconfigurable implementations.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Betz, V., Rose, J., Marquardt, A. (eds.): Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Norwell (1999)
Bruneel, K., Stroobandt, D.: Automatic generation of run-time parameterizable configurations. In: Proceedings of the International Conference on Field Programmable Logic and Applications. Kirchhoff Institute for Physics (2008)
Bruneel, K., Stroobandt, D.: Reconfigurability-aware structural mapping for LUT-based FPGAs. In: 2008 International Conference on Reconfigurable Computing and FPGAs (ReConFig). IEEE, Los Alamitos (2008)
Clos, C.: A study of non-blocking switching networks. The Bell System Technical Journal XXXII, 406–424 (1953)
Hauck, S., Dehon, A.: Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation. Morgan Kaufmann, San Francisco (2007)
Lysaght, P., Levi, D.: Of gates and wires. In: Parallel and Distributed Processing Symposium, International, vol. 4, p. 132a (2004)
McMurchie, L., Ebeling, C.: Pathfinder: A negotiation-based performance-driven router for FPGAs. In: FPGA, pp. 111–117 (1995)
Young, S., Alfke, P., Fewer, C., McMillan, S., Blodget, B., Levi, D.: A high i/o reconfigurable crossbar switch. In: FCCM 2003: Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. IEEE Computer Society, Los Alamitos (2003)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Bruneel, K., Stroobandt, D. (2010). TROUTE: A Reconfigurability-Aware FPGA Router. In: Sirisuk, P., Morgan, F., El-Ghazawi, T., Amano, H. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2010. Lecture Notes in Computer Science, vol 5992. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-12133-3_20
Download citation
DOI: https://doi.org/10.1007/978-3-642-12133-3_20
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-12132-6
Online ISBN: 978-3-642-12133-3
eBook Packages: Computer ScienceComputer Science (R0)