Abstract
The paper presents logic synthesis method targeted at FPGA architectures with specialized embedded memory blocks (EMBs). Existing methods do not ensure effective utilization of the possibilities provided by such modules. The problem of efficient mapping of combinational and sequential parts of design can be solved using decomposition algorithms. The main question of this paper is the application of decomposition based methods for efficient utilization of modern FPGAs. It will be shown that functional decomposition method allows for very flexible synthesis of the designed system onto heterogeneous structures of modern FPGAs composed of logic cells and EMBs. Finally we present results of the experiments, which evidently show, that the application of functional decomposition algorithms in the implementation of typical signal and information processing systems greatly influences the performance of resultant digital circuits.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Adamski, M., Barkalov, A.: Architectural and Sequential Synthesis of Digital Devices. University of Zielona Góra Press, Zielona Góra (2006)
Ashar, P., Devadas, S., Newton, A.R.: Sequential Logic Synthesis. Kluwer Academic Publishers, Norwell (1992)
Astola, J.T., Stanković, R.S.: Fundamentals of Switching Theory and Logic Design. Springer, Heidelberg (2006)
Barkalov, A., Węgrzyn, M.: Design of control units with programmable logic. University of Zielona Góra Press, Zielona Góra (2006)
Borowik, G.: Finite state machines synthesis for FPGA structures with embedded memory blocks. PhD thesis, Faculty of Electronics and Information Technology, Warsaw University of Technology, Warsaw (2007) (in Polish)
Borowik, G., Falkowski, B., Łuba, T.: Cost-efficient synthesis for sequential circuits implemented using embedded memory blocks of FPGAs. In: Design and Diagnostics of Electronic Circuits and Systems, pp. 99–104. IEEE, Kraków (2007)
Borowik, G., Rawski, M.: Effective implementation of sequential circuits using FPGAs with embedded memory blocks. In: Programmable Devices and Systems, pp. 175–180. IFAC, Kraków (2004)
Brzozowski, J.A., Łuba, T.: Decomposition of Boolean Functions Specified by Cubes. Journal of Multiple Valued Logic and Soft Computing 9(4), 377–418 (2003)
Cong, J., Yan, K.: Synthesis for FPGAs with embedded memory blocks. In: Proceedings of the 2000 ACM/SIGDA Eighth International Symposium on Field Programmable Gate Arrays, pp. 75–82 (2000)
Czerwinski, R., Kania, D.: State assignment for PAL-based CPLDs. In: Proceedings of the 8th Euromicro Conference on Digital System Design, pp. 127–134 (2005)
De Micheli, G.: Synthesis and Optimization of Digital Circuits. McGraw-Hill Higher Education (1994)
De Micheli, G., Brayton, R.K., Sangiovanni-Vincentelli, A.L.: Optimal state assignment for finite state machines. IEEE Trans. on CAD of Integrated Circuits and Systems 4(3), 269–285 (1985)
Hartmanis, J., Stearns, R.E.: Algebraic structure theory of sequential machines. Prentice-Hall international series in applied mathematics. Prentice-Hall, Inc., Upper Saddle River (1966)
Krishnamoorthy, S., Tessier, R.: Technology mapping algorithms for hybrid FPGAs containing lookup tables and PLAs. IEEE Trans. on CAD of Integrated Circuits and Systems 22(5), 545–559 (2003)
Łuba, T.: Multi-level logic synthesis based on decomposition. Microprocessors and Microsystems 18(8), 429–437 (1994)
Łuba, T., Górski, K., Wronski, L.B.: ROM-based finite state machines with PLA address modifiers. In: EURO-DAC, pp. 272–277. IEEE Computer Society Press, Los Alamitos (1992)
Łuba, T., Selvaraj, H.: A general approach to boolean function decomposition and its applications in FPGA-based synthesis. VLSI Design 3(3-4), 289–300 (1995)
Meyer-Baese, U.: Digital Signal Processing with Field Programmable Gate Arrays. In: Signals and Communication Technology, 2nd edn., Springer-Verlag New York, Inc., Secaucus (2004)
Nowicka, M., Łuba, T., Rawski, M.: FPGA-based decomposition of Boolean functions. algorithms and implementation. Advanced Computer Systems, 502–509 (1999)
Rawski, M., Falkowski, B.J., Łuba, T.: Digital signal processing designing for FPGA architectures. Facta Universitas 20(3), 437–459 (2007)
Rawski, M., Łuba, T., Jachna, Z., Tomaszewicz, P.: The influence of functional decomposition on modern digital design process. In: Adamski, M.A., Karatkevich, A., Węgrzyn, M. (eds.) Design of Embedded Control Systems, pp. 193–203. Springer, US (2005)
Rawski, M., Selvaraj, H., Łuba, T.: An application of functional decomposition in rom-based fsm implementation in fpga devices. Journal of Systems Architecture 51(6-7), 424–434 (2005)
Rawski, M., Selvaraj, H., Łuba, T., Szotkowski, P.: Multilevel synthesis of finite state machines based on symbolic functional decomposition. International Journal of Computational Intelligence and Applications 6(2), 257–271 (2006)
Rawski, M., Tomaszewicz, P., Selvaraj, H., Łuba, T.: Efficient implementation of digital filters with use of advanced synthesis methods targeted FPGA architectures. In: DSD, pp. 460–466. IEEE Computer Society, Washington (2005)
Sasao, T., Iguchi, Y., Suzuki, T.: On LUT cascade realizations of FIR filters. In: DSD 2005, pp. 467–475. IEEE Computer Society, Washington (2005)
Scholl, C.: Functional Decomposition with Application to FPGA Synthesis. Kluwer Academic Publishers, Norwell (2001)
Tomaszewicz, P., Nowicka, M., Falkowski, B.J., Łuba, T.: Logic synthesis importance in FPGA-based designing of image signal processing systems. In: MIXDES, pp. 141–146 (2007)
Villa, T., Sangiovanni-Vincentelli, A.L.: NOVA: state assignment of finite state machines for optimal two-level logic implementation. IEEE Trans. on CAD of Integrated Circuits and Systems 9(9), 905–924 (1990)
Wilton, S.J.E.: SMAP: Heterogeneous technology mapping for area reduction in FPGAs with embedded memory arrays. In: FPGA, pp. 171–178 (1998)
Yang, S.: Logic synthesis and optimization benchmarks user guide version 3.0. Tech. rep., Microelectronics Center of North Carolina (1991)
Altera Corporation (2010), http://www.altera.com
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Rawski, M., Tomaszewicz, P., Borowik, G., Łuba, T. (2011). 5 Logic Synthesis Method of Digital Circuits Designed for Implementation with Embedded Memory Blocks of FPGAs. In: Adamski, M., Barkalov, A., Węgrzyn, M. (eds) Design of Digital Systems and Devices. Lecture Notes in Electrical Engineering, vol 79. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-17545-9_5
Download citation
DOI: https://doi.org/10.1007/978-3-642-17545-9_5
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-17544-2
Online ISBN: 978-3-642-17545-9
eBook Packages: EngineeringEngineering (R0)