Skip to main content
SpringerLink
Log in

Classification Schemes for Image Processing Architectures

  • Conference paper
Computer Architectures for Spatially Distributed Data

Part of the book series: NATO ASI Series ((NATO ASI F,volume 18))

Abstract

Over the last years a number of classification schemes for image processing architectures have been presented, five of them are discussed here with the purpose of pointing out the design principles of the existing systems. These five schemes focus the attention on different structural characteristics: matching to data or computation structures; interprocessor communication modes; levels of parallelism; subarrays composition; image memory storage and management. The main features of machines belonging to each class of the five taxonomies are pointed aut and a few examples of each class are chosen.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. J. Backus: “Can programming be liberated from the Von Neumann style, a functional style and its algebra of programs”. Comm. of ACM, vol.21, No 8, 1978, p.613–41.

    Article  MATH  MathSciNet  Google Scholar 

  2. M.J. Flynn: “Some computer organizations and their effectiveness”, IEEE Trans. on Computer, C-21, 1972, p.948–60.

    Google Scholar 

  3. P.E. Danielsson: “Vices and virtues of image parallel machines”, Proc. Conf. on Image Analysis and Processing, Selva di Fasano, 1982.

    Google Scholar 

  4. A. Rosenfeld:“Parallel image processing using cellular arrays”, Computer, vol.16, No 1, 1983, p.14–20.

    Article  Google Scholar 

  5. R.W. Hockney, C.R. Jesshope: “Parallel computers”, Adam Hilger publ., Bristol, 1981.

    MATH  Google Scholar 

  6. W. Handler: “The impact of classification schemes on computer architecture”, Proc. IEEE Int. conf. on Parallel Processing, 1977, p.7–33.

    Google Scholar 

  7. V. Cantoni, S. Levialdi: “Matching the task to an image processing architecture”, Computer Vision Graphics and Image processing, vol. 22, N. 2, 1983, p. 301–309.

    Article  Google Scholar 

  8. K. Palem, S. Yalamanchili, L.S. Davis, J.K. Aggarwal, A.J. Welch: “Image processing architectures: a taxonomy and survey” University of Texas and Austin, TR-82–6.

    Google Scholar 

  9. V. Cantoni, S. Levialdi, C. Guerra: “Towards an evaluation of an image processing system”, Computational Structures for IP, (M.J.B. Duff Ed. Academic Press), 1983, p.43–56.

    Google Scholar 

  10. P.E. Danielsson, S. Levialdi: “Computer architectures for pictorial information system”, Computer, vol.14, No 11, 1981, p.5367

    Article  Google Scholar 

  11. K. Preston, Jr:“Cellular logic computer for pattern recognition”, Computer, vol.16, No 1, 1983, p.36–47.

    Article  Google Scholar 

  12. M. Kidode: “Image processing machines in Japan”, Computer, vol. 16, No 1, 1983, p.68–80.

    Article  Google Scholar 

  13. M.J.B. Duff: “Special Hardware for pattern processing”, Proc. 6th Int. Conf. on Pattern Recognition, Munich, 1982, p.368–379.

    Google Scholar 

  14. AHR: A Guzman: “A parallel heterarchical machine for high level language processing”, in Languages and Architectures for IP (M.J. Duff and S. Levialdi, Eds.), Academic Press, New York, 1981, p. 229–224.

    Google Scholar 

  15. CELLSCAN GLOPR: K. Preston, Jr.: “Application of Cellular Automata to Biomedical Image Processing”, Computer Techinques in Biomedicine and Medicine, Auerbach Publishers, Philadelphia, 1973.

    Google Scholar 

  16. CLIP IV: T.J. Fountain: “Clip IV: A progress report”, in languages and Architectures for IP (M.J. Duff and S. Levialdi, Eds.), Academic Press, New York, 1981, p. 283–293.

    Google Scholar 

  17. CYTOCOMPUTER: R.M. Lougheed, D.L. Mc Cubbrey, and S. R. Sternberg: “Cytocomputers: Architectures for parallel image processing”, Proceedings of the Workshop on Picture Data Description and Management, Pacific Grove, California, 1980, p. 281–286.

    Google Scholar 

  18. DAP: P.M. Flanders, D.J. Hunt, S.F. Reddaway and D. Parkinson: “Efficient high speed computing with the distributed array processor”, in High Speed Computing and Algorithm organization (D.J. Kuck, D.H. Lawrie, and A.H. Sameh, Eds.), Academic Press, New York, 1977, p. 113–127.

    Google Scholar 

  19. diff3: M. Ingram, P.E. Norgen, and K. Preston: “Automatic differentiation of white blood cells”, in Image Processing in Biological Science (D. M. Ramsey, Ed.), Univ. of California Press, Berkeley, Calif., 1968, p. 97.

    Google Scholar 

  20. DSR: B.K. Gilbert, R.A. Robb, and L.M. Krueger: “Ultra high speed recontruction processors for X-ray computed tomography of the heart and circulation”, Real-time Medical Image Processing, p. 23–40.

    Google Scholar 

  21. FLIP: K. Luetjen, P. Gemmar, and H. Ischen: “FLIP: A flexible multiprocessor system for image processing”, Proceedings of the 5th International conference on Pattern Recognition, 1980, Miami, p. 326–328.

    Google Scholar 

  22. ILLIAC III: B. H. Mc Cormick: “The Illinois pattern recognition computer - ILLIAC III”, IEEE Tranc Comput. EC-12, 1963, p. 791–813.

    Article  Google Scholar 

  23. IP: H. Matsushima, T. Uno, and M. Ejiri: “An array processor for image processing” in Real time/Parallel Computing (M. Onoe, K. Preston, adn A. Rosenfeld, Eds.), Plenum Press, New York, 1981, p. 325–338.

    Google Scholar 

  24. MPP: L. W. Fung: “A massively parallel processing computer”, in High Speed Computer and Algorithm Organization (D.J. Kuck et al., Eds.), Academic Press, new York, 1977, p. 203–204.

    Google Scholar 

  25. PASM: H. J. Siegel: “PASM: A reconfigurable multi-microcomputer system for image processing”, in Languages and Architectures for IP (M.J. Duff, and S. Levialdi, Eds.), Academic Press, New YorK, 1981, p. 257–266.

    Google Scholar 

  26. PHP: J.M. Herron et al.: “A General-Purpose High-Speed Logical Transform Processor”, IEEE Trans. Computers, Vol. C-31, No. 8 Aug. 1982, p.795–800.

    Article  Google Scholar 

  27. PICAP II: B. Kruse, B. Gudmundoss, and D. Antonsson: “FIP: The PICAP II filter processor”, Proceedings of the 5th International Conference on pattern Recognition (1980), Miami, p. 484–488.

    Google Scholar 

  28. PM4: F. Briggs, K. S. Fu, K. Huang, and J. Patel: PM4: A reconfigurable multiprocessor system for pattern recognition and image processing“, AFIPS Conference Proceeding (1979), Vol. 48, p. 127–137.

    Google Scholar 

  29. PUMPS: F.A. Briggs, K. Hwang, K.S. Fu, M. Dubois: “PUMPS architecture for pattern analysis and detabase management”, Proc. pattern Recognition an Image Processing Conf., Dallas, (1981), p. 178–187.

    Google Scholar 

  30. PCLIP: J. Tanimoto: “Towards a hierarchical cellular logic: design consideration for pyramid anachines”, TR–81–02–01 University of Washington, Seattle, (1981).

    Google Scholar 

  31. TOSPICS: K. Ilori, M. Kidode, H. Shinoda, and H. Asada: “Design of local parallel pattern processor for IP”, AFIPS Conference Proceedings (1978), Vol. 47, p. 1025–1032.

    Google Scholar 

  32. ZMOB: C. Rieger, ZMOB: “Doing it in parallel!” Univ. of Maryland, TR-1099, 1981.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Dipartimento di Informatica e Sistemistica, Università di Pavia, Strada Nuova 106/c, 27100, Pavia, Italy

    V. Cantoni

Authors
  1. V. Cantoni
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Rutgers University, 08903, New Brunswick, NJ, USA

    Herbert Freeman (Professor of Computer Engineering) (Professor of Computer Engineering)

  2. University of Houston, 77004, Houston, TX, USA

    Goffredo G. Pieroni (Professor of Computer Science) (Professor of Computer Science)

Rights and permissions

Reprints and permissions

Copyright information

© 1985 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Cantoni, V. (1985). Classification Schemes for Image Processing Architectures. In: Freeman, H., Pieroni, G.G. (eds) Computer Architectures for Spatially Distributed Data. NATO ASI Series, vol 18. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-82150-9_3

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-82150-9_3

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-82152-3

  • Online ISBN: 978-3-642-82150-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation