Skip to main content

Three-Dimensional Characterization and Modeling of Stress Distribution in High-Density DRAM Memory Cells

  • Conference paper
Simulation of Semiconductor Processes and Devices 2004

Abstract

The retention time characteristics in DRAM cells are strongly influenced by various leakage mechanisms near the storage node junction. In this work, we present a full three-dimensional analysis of stress distributions in and around the active area of high-density memory cells. We use a combination of high-resolution metrology analysis and 3D numerical modeling to provide quantitative estimates. Since shallow - trench isolation (STI) process used in high-density cells is one of the major contributors to stress, we study the effects of various materials used to fill the trench. Our electron diffraction contrast (EDC) methodology provides a spatial resolution on the order of 10 nm with sensitivity on of the order of tens of MPa and therefore useful for the analysis of scaled high density memory cells.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R. A. Bianchi, G. Bouche, “Aceurate Modeling of Trench Isolation Induced Mechanical Stress effects on MOSFETE lectrical Performance” IEDM Tech. Dig., pp. 117–120, 2002.

    Google Scholar 

  2. S. H. Shin, S.H. Lee, Y.S. Kim, J.H. Heo+, et.al., “Data Retention Time and Electrical Characteristics of Cell Transistor Accordingto STI Materialsin 90 nm DRAM”, J. Semi. Tech. and Sei., vol. 3, pp. 69–75, 2003.

    Google Scholar 

  3. Daewon. Ha, Changhyun Cho, Dongwon Shin, Gwan-Hyeob Koh, et.al., “Anomalous Junction Leakage Current Induced by STI Dislocations and Its Impacton Dynamic Random Access Memory Devices” et al, IEEE Trans. Elect. Dev., vol. 46, pp. 940–946, 1999.

    Article  Google Scholar 

  4. Peter Smeys P.; Griffin, P.B.; Rek, Z.U.; Oe Wolf, I.; Saraswat, K.C, “The influenceof oxidation-induced stress on the generationcurrent and its impacton scaled device perfonnance”, IEDM Tech. Dig. pp 709–712, 1996.

    Google Scholar 

  5. ANSYS 7.1,ANSYS, Inc. Southpointe, 275 Technology Drive, Canonsburg, PA 15317.

    Google Scholar 

  6. K. G. F. Janssen, Omer Van der Biest, Jan Vanhellemont and Herman E. Maes, “Assessment of the quantitativecharacterization of localized strain using electron diffractioncontrastimaging”, Ultramicroscopy, vol. 69, pp. 151, 1997.

    Article  Google Scholar 

  7. Hirsch, A. Howie, R. B. Nicholson, D. W. Pashley, M. J. Whelan. “Electron Microscopy ofThin Crystals”. Butterworths: Washington. 1965.

    Google Scholar 

  8. J. Li, D. H. Anjum, R. Hull, G. Xia and J. L. Hoyt, “Nanoscale Stress Analysis of Semiconductor Devices Using Quantitative Electron Diffraction Contrast”, 2003 MRS Fall Meeting, Boston, MA, USA

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Wien

About this paper

Cite this paper

Li, J., Hull, R., Yang, R., Hou, V., Mouli, C. (2004). Three-Dimensional Characterization and Modeling of Stress Distribution in High-Density DRAM Memory Cells. In: Wachutka, G., Schrag, G. (eds) Simulation of Semiconductor Processes and Devices 2004. Springer, Vienna. https://doi.org/10.1007/978-3-7091-0624-2_17

Download citation

  • DOI: https://doi.org/10.1007/978-3-7091-0624-2_17

  • Publisher Name: Springer, Vienna

  • Print ISBN: 978-3-7091-7212-4

  • Online ISBN: 978-3-7091-0624-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics