Skip to main content
SpringerLink
Log in
Book cover

Fundamentals and Standards in Hardware Description Languages pp 195–230Cite as

High-Level Synthesis in a Production Environment : Methodology and Algorithms

  • Chapter

Part of the book series: NATO ASI Series ((NSSE,volume 249))

Abstract

Ever since commercial integrated circuits (IC) became available in the early 60s, there has been a need for computer-aided design (CAD) tools. This need is a direct consequence of two problems: firstly, the need to automate repetitive, time consuming and error-prone tasks; and secondly, the explosion in design complexity which has rendered computer tools indispensable for handling vast amounts of data.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   259.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   329.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. T. D. Friedman and S. C. Yang, “Methods used in an automatic logic design generator (ALERT),” IEEE Transactions on Computers, vol. C-18, pp. 593–614, 1969.

    Article  MATH  Google Scholar 

  2. S. J. Hong, R. G. Cain, and D. L. Ostapko, “MINI: a heuristic approach for logic minimization,” IBM Journal of Research and Development, vol. 18, pp. 443–458, September 1974.

    Article  MathSciNet  MATH  Google Scholar 

  3. R. Brayton, G. Hachtel, C. McMullen, and A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis. The Netherlands: Kluwer Academic Publishers, 1985.

    Google Scholar 

  4. R. Brayton and C. McMullen, “Synthesis and optimization of multistage logic,” in International Conference on Computer Design, pp. 23–28, IEEE, October 1984.

    Google Scholar 

  5. J. Darringer, D. Brand, J. V. Gerbi, W. Joyner, and L. Trevillyan, “LSS: A system for production logic synthesis,” IBM Journal of Research and Development, vol. 28, September 1984.

    Google Scholar 

  6. IEEE, IEEE Standard VHDL Language Reference Manual, March 1988.

    Google Scholar 

  7. J. Rabaey, H. De Man, J. Vanhoof, and F. Catthoor, “CATHEDRAL II: A synthesis system for multiprocessor dsp,” in Silicon Compilation (D. D. Gajski, ed.), pp. 311–360, Addison-Wesley, 1988.

    Google Scholar 

  8. M. R. Barbacci, “Instruction set processor specifications (ISPS): The notation and its applications,” IEEE Transactions on Computers, vol. 30, January 1981.

    Google Scholar 

  9. G. De Micheli, D. Ku, F. Mailhot, and T. Truong, “The Olympus synthesis system,” IEEE Design & Test of Computers, vol. 7, pp. 37–53, October 1990.

    Article  Google Scholar 

  10. V. Berstis, “The V compiler: Automatic hardware design,” IEEE Design & Test of Computers, vol. 6, pp. 8–17, April 1989.

    Article  Google Scholar 

  11. A. Kuehlmann and R. A. Bergamaschi, “High-level state machine specification and synthesis,” in Proceedings of the IEEE International Conference on Computer Design, (Cambridge, Massachusetts), October 1992.

    Google Scholar 

  12. M. C. McFarland, “The Value Trace: A data base for automated digital design,” Tech. Rep. DRC-01–4–80, Design Research Center, Carnegie-Mellon University, December 1978.

    Google Scholar 

  13. R. Brayton, R. Camposano, G. De Micheli, R. Otten, and J. van Eijndhoven, “The Yorktown Silicon Compiler,” in Silicon Compilation (D. D. Gajski, ed.), pp. 204–310, Addison-Wesley, 1988.

    Google Scholar 

  14. R. Camposano and R. M. Tabet, “Design representation for the synthesis of behavioral VHDL models,” in Proceedings 9th International Symposium on Computer Hardware Description Languages and Their Applications, (Washington, D.C.), Elsevier Science Publishers B.V., June 1989.

    Google Scholar 

  15. A. Aho, R. Sethi, and J. Ullman, Compilers, Principles, Techniques and Tools. Reading, MA: Addison-Wesley, 1986.

    Google Scholar 

  16. R. Camposano and W. Rosenstiel, “Synthesizing circuits from behavioral descriptions,” IEEE Transactions on Computer-Aided Design, vol. CAD-8, pp. 171–180, February 1989.

    Article  Google Scholar 

  17. D. E. Thomas, E. D. Lagnese, R. A. Walker, J. A. Nestor, J. V. Rajan, and R. L. Blackburn, Algorithmic and Register-Transfer Level Synthesis: The System Architect’s Workbench. The Netherlands: Kluwer Academic Publishers, 1990.

    Book  Google Scholar 

  18. F. J. Kurdahi and A. C. Parker, “REAL: A program for register allocation,” in Proceedings of the 24th ACM/IEEE Design Automation Conference, ACM/IEEE, June 1987.

    Google Scholar 

  19. R. Camposano and R. A. Bergamaschi, “Synthesis using path-based scheduling: Algorithms and exercises,” in Proceedings of the 27th ACM/IEEE Design Automation Conference, (Orlando), pp. 450–455, ACM/IEEE, June 1990.

    Chapter  Google Scholar 

  20. R. Camposano, “Path-based scheduling for synthesis,” IEEE Transactions on Computer-Aided Design, vol. CAD-10, pp. 85–93, January 1991.

    Article  Google Scholar 

  21. R. A. Bergamaschi, R. Camposano, and M. Payer, “Scheduling under resource constraints and module assignment,” INTEGRATION, the VLSI Journal, vol. 12, pp. 1–19, December 1991.

    Article  Google Scholar 

  22. P. G. Paulin and J. P. Knight, “Force-directed scheduling for the behavioral synthesis of ASIC’s,” IEEE Transactions on Computer-Aided Design, vol. CAD-8, pp. 661–679, June 1989.

    Article  Google Scholar 

  23. A. C. Parker, J. T. Pizarro, and M. Mlinar, “MAHA: A program for datapath synthesis,” in Proceedings of the 23rd ACM/IEEE Design Automation Conference, ACM/IEEE, June 1986.

    Google Scholar 

  24. M. C. McFarland and T. J. Kowalski, “Incorporating bottom-up design into hardware synthesis,” IEEE Transactions on Computer-Aided Design, vol. CAD-9, pp. 938–950, September 1990.

    Article  Google Scholar 

  25. E. F. Girczyc, R. J. A. Buhr, and J. P. Knight, “Applicability of a subset of ADA as an algorithmic hardware description language for graph-based hardware compilation,” IEEE Transactions on Computer-Aided Design, vol. CAD-4, pp. 134–142, April 1985.

    Article  Google Scholar 

  26. K. Wakabayashi and H. Tanaka, “Global scheduling independent of control depen-dencies based on condition vectors,” in Proceedings of the 29th ACM/IEEE Design Automation Conference, (Anaheim), pp. 112–115, ACM/IEEE, June 1992.

    Chapter  Google Scholar 

  27. T. Kim, J. Liu, and L. C. L., “A scheduling algorithm for conditional resource shar-ing,” in Proceedings of the IEEE International Conference on Computer-Aided Design, (Santa Clara), pp. 84–87, IEEE, November 1991.

    Google Scholar 

  28. A. Kuehlmann and R. A. Bergamaschi, “Timing analysis in high-level synthesis,” in Proceedings of the IEEE International Conference on Computer-Aided Design, IEEE, November 1992.

    Google Scholar 

  29. R. A. Bergamaschi, R. Camposano, and M. Payer, “Area and performance optimizations in path-based scheduling,” in Proceedings of The European Conference on Design Automation, (Amsterdam, The Netherlands), IEEE, February 1991.

    Google Scholar 

  30. C. H. Papadimitriou and K. Steiglitz, Combinatorial Optimization: Algorithms and Complexity. Englewood Cliffs, NJ: Prentice-Hall, 1982.

    MATH  Google Scholar 

  31. R. A. Bergamaschi, “The effects of false paths in high-level synthesis,” in Proceedings of the IEEE International Conference on Computer-Aided Design, (Santa Clara), pp. 80–83, IEEE, November 1991.

    Google Scholar 

  32. R. A. Bergamaschi, R. Camposano, and M. Payer, “Allocation algorithms based on path analysis,” INTEGRATION, the VLSI Journal, vol. 13, pp. 283–299, September 1992.

    Article  Google Scholar 

  33. T. K. Philips, “New algorithms to color graphs and find maximum cliques,” Tech. Rep. Computer Science, RC 16326 (#72348), IBM Research Division, T. J. Watson Research Center, Yorktown Heights, NY 10598, 1990.

    Google Scholar 

  34. C. J. Tseng and D. P. Siewiorek, “Automated synthesis of data paths in digital systems,” IEEE Transactions on Computer-Aided Design, vol. CAD-5, pp. 379–395, July 1986.

    Article  Google Scholar 

  35. R. A. Bergamaschi, D. Lobo, and A. Kuehlmann, “Control optimization in high-level synthesis using behavioral don’t cares,” in Proceedings of the 29th ACM/IEEE Design Automation Conference, (Anaheim), pp. 657–661, ACM/IEEE, June 1992.

    Chapter  Google Scholar 

  36. D. Kung, R. Damiano, T. Nix, and D. Geiger, “BDDMAP: A technology mapper based on a new covering algorithm,” in Proceedings of the 29th ACM/IEEE Design Automation Conference, ACM/IEEE, June 1992.

    Google Scholar 

  37. S. Bhattacharya, F. Brglez, and S. Dey, “Transformations and resynthesis for testability from RTL specifications,” in Sixth International Workshop on High-Level Synthesis, (Dana Point, CA), ACM, November 1992.

    Google Scholar 

  38. “Benchmarks for the 6th International Workshop on High-Level Synthesis,” 1992. Available through EMail at HLSW@ics.uci.edu (InterNet).

    Google Scholar 

  39. “Suite of examples for NATO ASI on Fundamentals and Standards in hardware description languages,” 1993. Personnal communication -Prof. D. Borrione.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. IBM Research Division, T. J. Watson Research Center, Yorktown Heights, NY, USA

    Reinaldo A. Bergamaschi

Authors
  1. Reinaldo A. Bergamaschi
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Laboratoire ARTEMIS, Université Joseph Fourier, Grenoble, France

    Jean P. Mermet (Directeur de Recherche au CNRS) (Directeur de Recherche au CNRS)

Rights and permissions

Reprints and permissions

Copyright information

© 1993 Springer Science+Business Media Dordrecht

About this chapter

Cite this chapter

Bergamaschi, R.A. (1993). High-Level Synthesis in a Production Environment : Methodology and Algorithms. In: Mermet, J.P. (eds) Fundamentals and Standards in Hardware Description Languages. NATO ASI Series, vol 249. Springer, Dordrecht. https://doi.org/10.1007/978-94-011-1914-6_6

Download citation

  • DOI: https://doi.org/10.1007/978-94-011-1914-6_6

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-010-4846-0

  • Online ISBN: 978-94-011-1914-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation