Abstract
Objective: In this paper, the design and verification of AMBA AXI3 protocol are carried out in a coverage mode analysis using Verilog HDL language. Method: The design of AXI protocol is made according to its architecture specifications, and its functionality is verified using QuestaSim tool. In the AXI protocol analysis, the burst-based transactions, i.e. writing and reading of increment burst have been implemented. Findings: In addition to that the AMBA AXI efficiency is evaluated by calculating performance metrics bus utilization, busy count and valid count. In the entire paper, a verification environment is created for the verification of AXI protocol as a verification IP for modern SOC architectures. Applications: High percentage of bus utilization ensures that the SOC on chip bus is functioning well and makes this protocol as one of the widely used protocols in today’s SOC implementation.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Lahiri K, Raghunathan A, Lakshminarayana G, Dey S (2004) Design of high performance system-on-chips using communication architecture tuners. IEEE Trans Comput Aided Des Integr Circ Syst 23(5):620–636
Chen Chien-Hung, Jiun-Cheng Ju, Huang Ing-Jer (2010) A Synthesizable AXI Protocol Checker for SoC Integration. IEEE transl ISOCC 8:103–106
Yang NR, Yoon G, Lee J, Hwang I, Kim CH, Chung SW, Kim JM (2009) Improving the system-on-a-chip performance for mobile systems by using efficient bus interface. In: IEEE transl, international conference on communications and mobile computing, vol 4, March 2009, pp 606–608
Math SS, Manjula RB, Manvi SS, Kaunds P (2011) Data transactions on system-on-chip bus using AXI4 protocol. In: IEEE transl, 2011 international conference on recent advancements in electrical, electronics and control engineering
Kyung HM, Park GH, Kwak JW, Kim TJ, Park SB (2010) Design and implementation of performance analysis unit (PAU) for AXI-based multi-core system on chip (SOC). Microprocess Microsyst 34:102–116
Mathewson B (2010) The evolution of SOC interconnect and how NOC fits within it. In: IEEE transl, DAC, 47th ACM, vol 6, June 2010, pp 312–313
Benini L, Bertozzi D (2005) Network-on-chip architectures and design methods. IEEE Proc Comput Digit Tech 152(2):261–272
Tao L, Tong X, Yang Z, Huawei L, Xiaowei L (2007) Bug analysis and corresponding error models in real designs. In: IEEE international high level design validation and test workshop, pp 59–64
Ranga A, Venkatesh LH, Venkanna V (2012) Design and implementation of AMBA-AXI protocol using VHDL for SoC Integration. Int J Eng Res Appl 2(4):1102–1110
Mahesh G, Sakthivel SM (2015) Verification IP for an AMBA-AXI Protocol using System Verilog. Int J Eng Res Gen Sci, vol 3(1), Jan 2015
Mahesh G, Sakthivel SM (2015) Functional verification of the Axi2OCP bridge using system verilog and effective bus utilization calculation for AMBA AXI 3.0 protocol. In: Proceedings of the international conference on innovations in information, embedded and communication systems (ICIIECS), 1–5 Mar, 2015
Mahesh G, Sakthivel SM (2015) Verification of memory transactions in AXI protocol using system verilog approach. In Proceedings of the international conference on communications and signal processing (ICCSP), Feb 2015, pp 0860–0864
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Sharma, S., Sakthivel, S.M. (2018). Design and Verification of AMBA AXI3 Protocol. In: Li, J., Sankar, A., Beulet, P. (eds) VLSI Design: Circuits, Systems and Applications . Lecture Notes in Electrical Engineering, vol 469. Springer, Singapore. https://doi.org/10.1007/978-981-10-7251-2_26
Download citation
DOI: https://doi.org/10.1007/978-981-10-7251-2_26
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-7250-5
Online ISBN: 978-981-10-7251-2
eBook Packages: EngineeringEngineering (R0)