Abstract
This paper proposes a highly parallel two-dimensional (2D) HEVC transform hardware architecture, implemented in 32-nm VLSI technology. The design allows very high-resolution and frame-rate video coding by way of a very fast HEVC transform operations. It is based on a split architecture, where the individual transform type and size is separated into its own core, therefore enables pixel-level parallelism in the 2D parallel and folded structures. This work also implements the full specification of the HEVC transform for both the DCT and DST transforms, with performance, power, and area analyses for the two structures. Results show very significant speed up over existing unified architectures, with only a relatively modest increase in total gate count. The design is suitable for applications that require very high video resolution and frame rate.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
G.J. Sullivan, J.-R.Ohm, W.-J. Han, T. Wiegand, Overview of the high efficiency video coding (HEVC) standard. IEEE Trans. Circuits Syst. Video Technol. 22(12), 16491668 (2012)
V. Sze, M. Budagavi, G.J. Sullivan, High efficiency video coding (HEVC), in Integrated Circuit and Systems, Algorithms and Architectures (Springer, Berlin, 2014), p. 1375
M. Budagavi, A. Fuldseth, G. Bjntegaard, V. Sze, M. Sadafale, Core transform design in the high efficiency video coding (HEVC) standard. IEEE J. Sel. Top. Signal Process. 7(6), 10291041 (2013)
T. Ma, C. Liu, Y. Fan, X. Zeng, A fast 8×8 IDCT algorithm for HEVC, in 2013 IEEE International Conference on ASIC (2013), pp. 1–4
P.K. Meher, S.Y. Park, B.K. Mohanty, K.S. Lim, C. Yeo, Efficient integer DCT architectures for HEVC. IEEE Trans. Circuits Syst. Video Technol. 24(1), 168178 (2014)
M. Masera, M. Martina, G. Masera, Area efficient DST architectures for HEVC. 101–104 (2017). https://doi.org/10.1109/PRIME.2017.7974117
J. Zhu, Z. Liu, D. Wang, Fully pipelined DCT/IDCT/Hadamard unified transform architecture for HEVC codec, in Proceedings IEEE International Symposium Circuits ans Systems (ISCAS), May 2013 (2013), p. 677680
J. Nan, N. Yu, W. Lu, D. Wang, A DST hardware structure of HEVC, in 2nd International Conference on Information Science and Control Engineering, Shanghai (2015), pp. 546–549
A. Sarkar, S. Halim, A. Ghosh, S. Sarkar, Implementation of PMN-PT/Ni based NOR Gate with biaxial anisotropy off ultra low energy dissipation. J. Nanoelectron. Optoelectron. 12, 1–6 (2017)
A. Sen, A. Ghosh, Performance study of PMNPT/Ni-based multiferroic nanomagnet for straintronics device applications, in Advances in Intelligent Systems and Computing, ed. by L.C. Jain, M. Virvou, V. Piuri, V.E. Balas (Springer, Berlin, 2019), pp. 15–24. ISSN: 2194-5357
P. Banerjee, P. Saha, D.K. Dash, A. Ghosh, S.K. Sarkar, Analytical modeling and performance analysis of graded channel strained dual-material double gate MOSFET, in 4th International Conference on Computing Communication and Automation 2018 (ICCCA)
N.M. Zabidi, A.A.H. Ab-Rahman, VLSI design of a fast pipelined 8×8 discrete cosine transform. Int. J. Electr. Comput. Eng. 1430–1440 (2017)
N.C. Vayalil, J. Haddrill, Y. Kong, An efficient ASIC design of variable-length discrete cosine transform for HEVC, in 2016 European Modelling Symposium (EMS), Pisa (2016), pp. 229–233
M. Mohamed Asan Basiri, N.M. Sk, High performance integer DCT architectures for HEVC, in 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID), Hyderabad (2017), pp. 121–126
K.Z. Yion, A.A.H. Ab-Rahman, Exploring the design space of HEVC inverse transforms with dataflow programming. Indones. J. Electr. Eng. Comput. Sci. 6, 104 (2017). https://doi.org/10.11591/ijeecs.v6.i1.pp104-109
H. Amer, A.A.H. Ab-Rahman, I. Amer, C. Lucarz, M. Mattavelli, Methodology and technique to improve throughput of FPGA-based cal dataflow programs: case study of the RVC MPEG-4 SP intra decoder, in 2011 IEEE Workshop on Signal Processing Systems (SiPS) (2011), pp. 186–191
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Awab, A.H., Rahman, A.AH.A., Kamisian, I., Rusli, M.S. (2021). VLSI Design of a Split Parallel Two-Dimensional HEVC Transform. In: Mekhilef, S., Favorskaya, M., Pandey, R.K., Shaw, R.N. (eds) Innovations in Electrical and Electronic Engineering. Lecture Notes in Electrical Engineering, vol 756. Springer, Singapore. https://doi.org/10.1007/978-981-16-0749-3_32
Download citation
DOI: https://doi.org/10.1007/978-981-16-0749-3_32
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-16-0748-6
Online ISBN: 978-981-16-0749-3
eBook Packages: EnergyEnergy (R0)