Abstract
Modern wireless communication systems have witnessed increasing use of channel coding techniques to enhance the throughput and to reduce latency. Interleavers are playing an important role to make the communication systems more robust and resilient in such channel coding approaches. The Long-Term Evolution (LTE)/LTE-Advanced of the 3rd Generation Partnership Project (3GPP) uses Quadrature Permutation Polynomial (QPP) interleaver in its Turbo coding scheme. The address generator of the interleaver contains a quadratic expression having square and modulus function whose direct digital hardware is not yet available in the literature. A novel algorithm has now been proposed which can provide low complexity hardware solution to implement the interleaver address generator. This paper describes VHDL model and timing simulation of the proposed address generator using ModelSim XE-III software. Due to absence of implementation results in the literature, comparison of this work is made by implementing conventional LUT-based technique on the same FPGA. Such comparison shows better FPGA resource utilization by 71.16% and improved operating speed by 82.26% in favour of the novel proposed technique.
Keywords
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
3rd Generation Partnership Project; Technical Specification Group Services and System Aspects; 3GPP System Architecture Evolution: GPRS Enhancements for LTE Access; Release 8, 3GPP, 3GPP TS 23.401
Ghosh A, Zhang J, Andrews JG, Muhamed R (2010) Fundamentals of LTE. Prentice-Hall
3GPP TR 136.912 (2011) LTE; feasibility study for further advancements for E-UTRA (LTE-Advanced), V10.0.0
Agilent Introducing LTE advanced—application note. Available in http://cp.literature.agilent.com/litweb/pdf/5990-6706EN.pdf
Qualcomm (2013) LTE advanced: an evolution built for the long-haul, October, 2013. Available in https://www.qualcomm.com/documents/lte-advanced-evolution-built-long-haul
Berrou C, Glavieux A, Thitimajshima P (1993) Near Shannon limit error-correcting coding and decoding: Turbo Codes. IEEE Proceedings of the Int. Conf. on Communications, Geneva, Switzerland, pp 1064–1070
Sun Y, Cavallaro JR (2011) Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder, integration, the VLSI journal, Elsevier, pp 305–315
Kim J-H, Park I-C (2009) A unified parallel radix-4 turbo decoder for mobile WiMAX and 3GPP-LTE, in Proc. CICC, San Jose, CA, USA, pp 487–490
Wang G, Shen H, Sun Y, Cavallaro JR, Vosoughi A, Guo Y (2014) Parallel interleaver design for a high throughput HSPA/LTE multi-standard turbo decoder. IEEE Trans Circ Syst—I: Regular Papers. 61(5):1376–1389
Al-Doori Q, Alani O (2015) A multi polynomial CRC circuit for LTE-advanced communication standard, seventh computer science and electronic engineering conference (CEEC), University of Essex, UK pp 19–23
Butler JT, Sasao T (2011) Fast hardware computation of x mod z,18th reconfigurable architectures workshop (RAW 2011), Anchorage, Alaska, USA
Takeshita OY (2006) On maximum contention-free interleavers and permutation polynomials over integer rings. IEEE Trans Inf Theory 52(3):1249–1253
Wong C-C, Chang H-C (2010) Reconfigurable turbo decoder with parallel architecture for 3GPP LTE system. IEEE Trans Circuit Syst-II: Express Briefs 57(7)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2022 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Upadhyaya, B.K., Sanyal, S.K. (2022). Design of FPGA-Based QPP Interleaver for LTE/LTE-Advanced Application. In: Mitra, M., Nasipuri, M., Kanjilal, M.R. (eds) Computational Advancement in Communication, Circuits and Systems. Lecture Notes in Electrical Engineering, vol 786. Springer, Singapore. https://doi.org/10.1007/978-981-16-4035-3_12
Download citation
DOI: https://doi.org/10.1007/978-981-16-4035-3_12
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-16-4034-6
Online ISBN: 978-981-16-4035-3
eBook Packages: EngineeringEngineering (R0)