Skip to main content
SpringerLink
Log in

Design of High-Speed Latched Comparator Used in Analog to Digital Converters by Using 180 nm Technology

  • Conference paper
  • First Online:
Micro-Electronics and Telecommunication Engineering (ICMETE 2021)

Part of the book series: Lecture Notes in Networks and Systems ((LNNS,volume 373))

  • 817 Accesses

Abstract

In this paper, high-speed latch comparator has been designed for the application of analog to digital converter (ADC). The circuit’s speed has been improved by a proposed comparator. It is designed with a supply voltage of 3.3 V at 180 nm CMOS technology at Cadence Virtuoso. By using the differential amplifier and latch design, a complete design for comparator is obtained.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 189.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 249.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Behzad R, Wooley BA (1992) Design techniques for high-speed, high-resolution comparators. Solid-State Circ IEEE J 27(12):1916–1926p

    Article  Google Scholar 

  2. Cho TB, Gray PR (1995) A10 b, 20 Msample/s, 35 mW pipeline A/D converter. Solid-State Circ IEEE J 30(3):166–172

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science and Engineering, DVSIET, Meerut, U.P., India

    Krishna Mohan Pandey & Yogendra Narayan Prajapati

  2. Department of Computer Science and Engineering, Quantum University, Roorkee, U.K., India

    Naresh Kumar

Authors
  1. Krishna Mohan Pandey
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Yogendra Narayan Prajapati
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Naresh Kumar
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Naresh Kumar .

Editor information

Editors and Affiliations

  1. Department of Electronics and Communication Engineering, SRM Institute of Science and Technology, Ghaziabad, India

    Devendra Kumar Sharma

  2. National Taipei University of Business, Taipei, Taiwan

    Sheng-Lung Peng

  3. Department of Electronics and Communication Engineering, SRM Institute of Science and Technology, Ghaziabad, India

    Rohit Sharma

  4. Odessa State Environmental University, Odessa, Ukraine

    Dmitry A. Zaitsev

Rights and permissions

Reprints and permissions

Copyright information

© 2022 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Pandey, K.M., Prajapati, Y.N., Kumar, N. (2022). Design of High-Speed Latched Comparator Used in Analog to Digital Converters by Using 180 nm Technology. In: Sharma, D.K., Peng, SL., Sharma, R., Zaitsev, D.A. (eds) Micro-Electronics and Telecommunication Engineering . ICMETE 2021. Lecture Notes in Networks and Systems, vol 373. Springer, Singapore. https://doi.org/10.1007/978-981-16-8721-1_20

Download citation

  • DOI: https://doi.org/10.1007/978-981-16-8721-1_20

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-16-8720-4

  • Online ISBN: 978-981-16-8721-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation