Abstract
When it comes to circuit design, digital elements have a pivotal and crucial impact. Input values given to these components can be degraded by internal and external disturbances, it can happen either by virtue of foreign factors, to the lack of efficiency in the sensors, or maybe due to unknown lags in the communication systems. Hence, it is vital when the output responses related to these devices stay as robust when slightest fluctuations occur. Layout of robust components has been reported as primary challenge in the implementation of electronic systems. Ways to improve the robustness of circuits have been dealt with but either by adding huge amount of extra logic, alter the circuit latency, or these are suitable only for such circuits like microprocessors. Also, they suffer limitations by capturing application particular information of the circuit. However, the proposed methodology requires only a small increment in the extra hardware, which only affects the timing characteristics of the circuit in a less considerable manner, and will spontaneously apply to any of the circuits which are arbitrary.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Doyen L, Henzinger TA, Legay A, Nickovic D (2010) Robustness of sequential circuits. In: Proceedings international conference on application of concurrency to system design ACSD, vol 77(no 4). https://doi.org/10.1109/ACSD.2010.26
Bloem R, Greimel K, Henzinger TA, Jobstmann B (2009) Synthesizing robust systems. Formal Methods Comput Aided Des 85(2). https://doi.org/10.1109/FMCAD.2009.5351139
Huhn S, Frehse S, Wille R, Drechsler R (2019) Determining application-specific knowledge for improving robustness of sequential circuits. In: IEEE Transactions on very large scale integration (VLSI) systems, vol 27(no 4). https://doi.org/10.1109/TVLSI.2018.2890601
Vinoth R, Jennifer P, Srinivasn R (2016) A robust flip-flop for industrial applications. ICTACT J Microelectr
Barke M et al. (2012) Robustness validation of integrated circuits and systems. In: 2012 4th Asia symposium on quality electronic design (ASQED), vol 55(no 4). https://doi.org/10.1109/ACQED.2012.6320491.27
Moss DJM, Boland D, Leong PHW (2019) A two-speed, radix-4, serial– parallel multiplier. In: IEEE transactions on very large scale integration (VLSI) systems, vol 27(no 5). https://doi.org/10.1109/TVLSI.2018.2883645
Mohanty BK, Patel SK (2014) Area–delay–power efficient carry-select adder. In: IEEE transactions on circuits and systems II: express briefs, vol 61(no 6). https://doi.org/10.1109/TCSII.2014.2319695
Garcia-Leyva L, Rivera-Dueñas J, Calomarde A, Moll F, Rubio A (2016) Robust sequential circuits design technique for low voltage and high noise scenarios. In: MATEC Web of Conferences, vol 44(no 3). https://doi.org/10.1051/matecconf/20164202003
Tudevdagva U, Heller A, Hardt W (2013) A model for robustness evaluation of embedded systems, vol 92(no 5). https://doi.org/10.1109/IFOST.2013.6616885
Chen M, Orailoglu A (2007) Improving circuit robustness with cost-effective soft-error-tolerant sequential elements. In: 16th Asian test symposium, vol 77(no 12). https://doi.org/10.1109/ATS.2007.51
Patil D, Yun S, Kim SJ, Cheung A, Horowitz M, Boyd S (2005) A new method for design of robust digital circuits. In: Proceedings International Symposiumon Quality Electronic Design (ISQED), vol 88(no.2). https://doi.org/10.21917/ijme.2016.0032
Prabhu E, Mangalam H, Karthick S (2016) Design of area and power efficient Radix-4 DIT FFT butterfly unit using floating point fused arithmetic. J Cent South Univ 23:1669–1681
Balakumaran R, Prabhu E (2016) Design of high speed multiplier using modified booth algorithm with hybrid carry look-ahead adder. In: International conference on circuit, power and computing technologies, pp 1–7
Sriram S, Simran K, Vinayakumar R, Akarsh S, Soman KP (2019) Towards evaluating the robustness of deep intrusion detection models in adversarial environment. Commun Comput Inf Sci 1208
Hemamithra KG, Lakshmi Priya S, Lakshmirajan K, Mohanraj R, Ramesh SR (2018) FPGA Implementation of power efficient approximate multipliers. In: International conference on recent trends in electronics, information and communication technology, pp 1281–1285
Shetty N (2021) A comprehensive review on power efficient fault tolerance models in high performance computation systems. J Soft Comput Paradigm 3(3):135–148
Bindhu V, Ranganathan G (2021) Effective automatic fault detection in transmission lines by hybrid model of authorization and distance calculation through impedance variation. J Electr 3(01):36–48
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2023 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Nair, S.R., Anita, J.P. (2023). Improving Robustness of Two Speed Serial Parallel Booth Multiplier Using Fault Detection Mechanism. In: Bindhu, V., Tavares, J.M.R.S., Vuppalapati, C. (eds) Proceedings of Fourth International Conference on Communication, Computing and Electronics Systems . Lecture Notes in Electrical Engineering, vol 977. Springer, Singapore. https://doi.org/10.1007/978-981-19-7753-4_78
Download citation
DOI: https://doi.org/10.1007/978-981-19-7753-4_78
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-19-7752-7
Online ISBN: 978-981-19-7753-4
eBook Packages: EngineeringEngineering (R0)