Abstract
VLSI chips have become an important part in the design of many large electronic systems. The growing complexity of VLSI chips creates a need for improved design methodologies and more powerful CAD environments.
The material presented in this chapter provides an overview of current methodologies for the design of VLSI chips. Particular emphasis has been given to provide realistic and up-to-date examples of the various design methods.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
Fichtner, W. and Morf, M., VLSI CAD Tools And Applications, Kluwer Academic Press, Boston, 1987.
Kahng, D. And Atalla, M. M., Silicon-silicon dioxide field induces surface devices, 1961. IRE Solid-State Device Res. Conf., Carnegie Institute of Technology
W. Fichtner, E. N. Fuls, R. L. Johnston, R. K. Watts, And W. W. Weick, “Optimized MOSFETs for Subquartermicron Channel Lengths,” IEEE International Electron Devices Meeting Technical Digest, pp. 384–387, 1983.
Noyce, R. N. And Hoff, M. E., “A History of Microprocessor Development at Intel,” IEEE Spectrum, p. 8, 1981.
Beyers, J. W., Dohse, L. J., Fucetola, J. P., Kochis, R. L., Lob, C. G., Taylor, G. L., And Zeller, E. R., “A 32-Bit VLSI CPU Chip,” IEEE J. SC, vol. 16, p. 537, 1981.
Schumann, R. And Parker, W., “A 32b Bus Interface Chip,” ISSCC Technical Digest, p. 176, 1984.
Sano, T., Matsukuma, S., Hashimoto, K., Ohuchi, Y., Kudo, O. And Yamamoto, H., “A 20ns CMOS Functional Gate Array with a Configurable Memory,” ISSCC Technical Digest, p. 146, 1983.
Ueda, M., Sakashita, K., Yonezu, R., Fujimura, T., Arakawa, T., Asai, S. And Kuramitsu, Y., “A 1.5µ CMOS Gate Array with Configurable RAM and ROM,” ISSCC Technical Digest, p. 126, 1985.
Takahashim H., Sato, S., Goto, G. And Nakamura, T., “A 240K Transistor Gate Array with Flexible Allocation of Memory and Channels,” ISSCC Technical Digest, p. 124, 1985.
Horbst, E., Nett, M. And Schwartzel, H., VENUS — Entwurf von VLSI Schaltungen, Springer-Verlag, Berlin, 1986.
Wecker, T., Semi-Custom Design Systems, in Logic Design and Simulation, (ed. by E. Horbst), 1986.
Ueda, K., Kitazawa, H. And Harada, I., “CHAMP: Chip Floor Plan for HIerarchical VLSI Layout Design,” IEEE Trans. CAD, vol. 4, p. 12, 1985.
Sato, M., Ishikawa, Y., Nishitani, T., Kato, T., Saita, H. And Aoki, Y., “A Single Chip Signal Processor for CCITT Standard ADPCM Codec,” ISSCC Technical Digest, p. 192, 1985.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1987 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Fichtner, W. (1987). Design of VLSI systems. In: Kündig, A., Bührer, R.E., Dähler, J. (eds) Embedded Systems. Lecture Notes in Computer Science, vol 284. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0016345
Download citation
DOI: https://doi.org/10.1007/BFb0016345
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-18581-9
Online ISBN: 978-3-540-48021-1
eBook Packages: Springer Book Archive