Skip to main content
Log in

A Fully Digital Background Calibration Technique for M-Channel Time-Interleaved ADCs

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

In this paper, we propose a pure digital blind calibration method to estimate and calibrate offset, gain and timing mismatches. Gain errors are calibrated based on first channel correction using an overall reference, whereas for the rest of the \((M-1)\) channels, the corrected first channel becomes the reference channel. Time skew calibration is performed using a derivative filter followed by a fractional delay filter and a scaling factor. The proposed technique significantly reduces the required hardware resources, specifically for the derivative and fractional delay filters for which no look-up table is required. In addition, the proposed method requires only two finite impulse response filters with fixed coefficients, thus reducing complexity and hardware resources, as compared to adaptive filter techniques. For a sampling frequency of 3.072 GHz, the maximum achievable signal-to-noise and distortion ratio is 67 dB, resulting in effective number of bits of 10.83 for a 12-bit resolution analog-to-digital converter.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13

Similar content being viewed by others

References

  1. M.E. Chammas, B. Murmann, A 12 GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration. IEEE J. Solid–State Circuits. 46(4), 838–847 (2011)

    Article  Google Scholar 

  2. F. Centurelli, P. Monsurro, A. Trifiletti, Efficient digital background calibration of time-interleaved pipeline analog-to-digital converters. IEEE Trans. Circuits Syst. I Reg. Pap. 59(7), 1373–1383 (2012)

    Article  MathSciNet  Google Scholar 

  3. F. Centurelli, P. Monsurro, Improved digital background calibration of time-interleaved pipeline A/D Converters. IEEE Trans. Circuits Syst. II Exp. Br. 60(2), 86–90 (2013)

    Article  Google Scholar 

  4. V. Divi, G. Wornell, Blind calibration of timing skew in time-interleaved analog-to-digital converters. IEEE J. Sel. Top. Signal Process. 3(3), 509–522 (2009)

    Article  Google Scholar 

  5. A. Haftbaradaran, K.W. Martin, A background sample-time error calibration technique using random data for wide-band high-resolution time-interleaved ADCs. IEEE Trans. Circuits Syst. II Exp. Briefs 55(3), 234–238 (2008)

  6. S. Huang, B.C. Levy, Blind calibration of timing offsets for four-channel time-interleaved ADCs. IEEE Trans. Circuits Syst. I Reg. Pap. 54(4), 863–876 (2007)

    Article  Google Scholar 

  7. Y.C. Jenq, Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers. IEEE Trans. Instrum. Meas. 37(3), 245–251 (1988)

    Article  Google Scholar 

  8. H. Johansson, P. Lowenborg, Reconstruction of nonuniformly sampled bandlimited signals by means of digital fractional delay filters. IEEE Trans. Signal Process. 50(11), 2757–2767 (2002)

    Article  Google Scholar 

  9. S.M. Jamal, D. Fu, M.P. Singh, P.J. Hurst, S.H. Lewis, Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 51(1), 130–139 (2004)

    Article  Google Scholar 

  10. S.M. Jamal, D. Fu, N.C.-J. Chang, P.J. Hurst, S.H. Lewis, A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration. IEEE J. Solid–State Circuits 37(12), 1618–1627 (2002)

    Article  Google Scholar 

  11. M. Jridi, G. Monnerie, L. Bossuet, D. Dallet, An offset and gain calibration method for time interleaved analog to digital converters. 13th IEEE International Conference on Electronics, Circuits and Systems (2006), pp. 1097–1100

  12. N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, K. kobayashi, Explicit analyses of channel mismatch effects in time-interleaved ADC systems. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 48(3), 261–271 (2001)

    Article  Google Scholar 

  13. Y.C. Lim, Y.X. Zou, J.W. Lee, S.C. Chan, Time-interleaved analog-to-digital converter (TIADC) compensation using multichannel filters. IEEE Trans. Circuits Syst. I Reg. Papers 56(10), 2234–2247 (2009)

    Article  Google Scholar 

  14. C.H. Law, P.J. Hurst, S.H. Lewis, A four-channel time-interleaved ADC with digital calibration of interchannel timing and memory errors. IEEE J. Solid–State Circuits 45(10), 2091–2103 (2010)

    Article  Google Scholar 

  15. C. Luo, L. Zhu, J.H. McClellan, Coordinated blind calibration for time-interleaved ADCs. IEEE International Conference on Acoustics, Speech and Signals (May 2013), pp. 3890–3894

  16. S. Lee, A. Chandrakasan, H.-S. Lee, A 1GS/s 10b 18.9mW time-interleaved SAR ADC with background timing-skew calibration. IEEE International Solid–State Circuits Conference Digest of Technical Papers (ISSCC) (2014), pp. 384–385

  17. J. Matsuno, T. Yamaji, M. Furuta, T. Itakura, All-digital background calibration technique for time-interleaved ADC using pseudo aliasing signal. IEEE Trans. Circuits Syst. I Reg. Pap. 60(5), 1113–1121 (2013)

    Article  MathSciNet  Google Scholar 

  18. J.A. McNeill, C. David, M. Coln, R. Croughwell, “Split ADC” calibration for all-digital correction of time-interleaved ADC errors. IEEE Trans. Circuits Syst. II Exp. Briefs. 56(5), 344–348 (2009)

    Article  Google Scholar 

  19. A. Petraglia, S.K. Mitra, Analysis of mismatch effects among A/D converters in time-interleaved waveform digitizers. IEEE Trans. Instrum. Meas. 40(5), 831–835 (1991)

    Article  Google Scholar 

  20. R.S. Prendergast, B.C. Levy, P.J. Hurst, Reconstruction of band-limited periodic nonuniformly sampled signals through multirate filter banks. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 51(8), 1612–1622 (2004)

    Article  MathSciNet  Google Scholar 

  21. S. Tertinek, C. Vogel, Reconstruction of nonuniformly sampled bandlimited signals using a differentiator-multiplier cascade. IEEE Trans. Circuits Syst. I Reg. Pap. 55(8), 2273–2286 (2008)

    Article  MathSciNet  Google Scholar 

  22. C. Vogel, S. Mendel, A flexible and scalable structure to compensate frequency response mismatches in time-interleaved ADCs. IEEE Trans. Circuits Syst. I Reg. Pap. 56(11), 2463–2475 (2009)

    Article  MathSciNet  Google Scholar 

  23. K. Yang, S. Tian, P. Ye, P. Zhang, Y. Zheng, A Statistic-Based Calibration Method for TIADC System (Hindawi Publishing Corporation, Mathematical Problems in Engineering, 2015)

Download references

Acknowledgements

This study was supported by a research fund from Chosun Univeristy 2017. GoangSeog Choi is the corresponding author.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to GoangSeog Choi.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Khan, S.R., Hashmi, A.A. & Choi, G. A Fully Digital Background Calibration Technique for M-Channel Time-Interleaved ADCs. Circuits Syst Signal Process 36, 3303–3319 (2017). https://doi.org/10.1007/s00034-016-0456-7

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-016-0456-7

Keywords

Navigation