Skip to main content
Log in

A novel heuristic for multi-objective optimization of analog circuit performances

  • Published:
Analog Integrated Circuits and Signal Processing Aims and scope Submit manuscript

Abstract

We present a novel heuristic for optimizing analog circuit performances. It deals with generating the Pareto front using the topological properties of the feasible solution space. This heuristic allows us generating optimal values of circuit parameters in reduced computation time and memory consumption. Unlike basic metaheuristics, it does not need optimization background from the user in order to be easily adapted to different applications. It can thus be smoothly integrated into an automated design flow. This novel approach enables us to further improve (good) performances that were already reached using other optimizing techniques. Robustness of the algorithm was proved using specific difficult test problems.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Algorithm 1
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15
Fig. 16
Fig. 17

Similar content being viewed by others

References

  1. Medeiro, F., Rodríguez-Macías, R., Fernández, F. V., Domínguez-astro, R., Huertas, J. L., & Rodríguez-Vázquez, A. (1994). Global design of analog cells using statistical optimization techniques. Analog Integrated Circuits and Signal Processing, 6(3), 179–195.

    Article  Google Scholar 

  2. Basseur, M., Talbi, E. G., Nebro, A., & Alba, E. (2006). Metaheuristics for multiobjective combinatorial optimization problems: Review and recent issues, report no 5978. National Institute of Research in Informatics and Control (INRIA). September 2006.

  3. Zhou, Y. (2008). Parameter determination in analog circuit optimization. The 3rd IEEE Conference on Industrial Electronics and Applications (ICIEA 2008). June 3–5, 2008 (pp. 2184–2187).

  4. Gao, M., Wang, Y., & Guo, D. (2008). Performance tradeoff and optimization of circuit design using distance method. The 2nd International Conference on Anti-counterfeiting, Security and Identification (ASID 2008). August 20–23, 2008, Guiyang, China (pp. 324–327).

  5. Stehr, G., Graeb, H. E., & Antreich, K. J. (2007). Analog performance space exploration by normal boundary intersection and by Fourrier-Motzkin elimination. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 26(10) (October 2007).

  6. Labrak, L., Tixier, T., Fellah, Y., & Abouchi, N. (2007). Automated cost function formulation for analog design optimization. The 18th European Conference on Circuit Theory and Design, 2007 (ECCTD 2007). August 27–30, 2007, Sevilla, Spain (pp. 559–562).

  7. Pruteanu, C., Galea, D., & Haba, C. G. (2005). Global optimization in complex circuits design. International Symposium on Signals, Circuits and Systems (ISSCS 2005). July 14, 15, 2005, Iasi, Romania.

  8. Graeb, H., Zizala, S., Eckmueller, J., & Antreich, K. (2001). The sizing rules method for analog integrated circuit design. The IEEE/ACM International Conference on Computer-Aided Design (ICCAD’01), November 4–8, 2001, San Jose, CA.

  9. Conn, A. R., Coulman, P. K., Haring, R. A., Morrill, G. L., & Visweswariah, C. (1996). Optimization of custom MOS circuits by transistor sizing. The IEEE/ACM International Conference on Computer-Aided Design, (ICCAD’96). November 10–14, 1996, San Jose (pp. 174–190).

  10. El-Turkey, F., & Perry, E. E. (1989). BLADES: An artificial intelligence approach to analog circuit design. IEEE Transactions on Computer Aided Design, CAD-8(6), 680–692.

    Article  Google Scholar 

  11. Nye, W., Riley, D. C., Vincentelli, A. S., & Tits, A. L. (1988). DELIGHT.SPICE: An optimization based system for design of integrated circuits. IEEE Transactions on Computer-Aided Design, 7(4) (April 1988).

  12. Goupy, J., & Creighton, L. (2007). Introduction to Design of Experiments, SAS Press 2007. ISBN: 978–1-59994-422-7.

  13. Nguyen, T. K., Kim, C. H., Ihm, G. J., Yang, M. S., & Lee, S. G. (2004). CMOS low-noise amplifier design. The IEEE Transactions on Optimization Techniques Microwave Theory and Techniques, 52(5), 1433–1442.

    Article  Google Scholar 

  14. Loulou, M., Ait Ali, S., Fakhfakh, M., & Masmoudi, N. (2002). An optimized methodology to design CMOS operational amplifier. The IEEE International Conference on Microelectronic (ICM02). December 14–16, 2002, Libanon.

  15. Onodera, H., Kanbara, H., & Tamaru, K. (1990). ‘Operational-amplifier compilation with performance optimization’. The IEEE Journal of Solid-State Circuits, 25(2), 466–473.

    Article  Google Scholar 

  16. Stefanovic, D., Kayal, M., & Pastre, M. (2005). PAD: A new interactive knowledge-based analog design approach. Analog Integrated Circuits and Signal Processing Journal, 42(3), 291–299.

    Article  Google Scholar 

  17. Degrauwe, M. G. R., Nys, O., Dijkstra, E., Rijmenants, J., Bitz, S., Goffart, B. L. A. G., et al. (1987). IDAC: An interactive design tool for analog CMOS circuits. IEEE Journal of Solid-State Circuits, 22(6), 1106–1116.

    Article  Google Scholar 

  18. Shyu, J., & Sangiovanni-Vincentelli, A. (1988). ECSTASY: A new environment for IC design optimization. The IEEE International Conference on Computer-Aided Design (ICCAD’88). November 7–10, 1988, Santa Clara, CA, USA (pp. 484–487).

  19. Fakhfakh, M., Loulou, M., & Masmoudi, N. (2007) Optimizing performances of switched current memory cells through a heuristic. Journal of Analog Integrated Circuits & Signal Processing, 50(2). Springer, February 2007.

  20. Conn, A. R., Coulman, P. K., Haring, R. A., Morrill, G. L., & Visweswariah, C. (1996). Optimization of custom MOS circuits by transistor sizing. The IEEE International Conference on Computer-Aided Design (ICCAD’96). November 10–14, 1996, San Jose (pp. 174–190).

  21. Silveira, F., Flandre, D., & Jespers, P. G. A. (1996). A gm/Id based methodology for the design of CMOS analog circuits and its application to the synthesis of a SOI micropower OTA. IEEE Journal of Solid State Circuits, 31(9). September 1996.

  22. Chävez, J., Aguire, M. A., & Torralba, A. (1993). Analog design optimization: A case study. IEEE International Symposium on Circuits and Systems (ISCAS’93). May 3–6, 1993, Chicago, IL, USA, (Vol. 3, pp. 2083–2085).

  23. El Feki, N. B., Salem, S. B., Masmoudi, D. S., & Derbel, N. (2008). Optimization of a rail to rail low voltage CCII for active filter applications. The 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era, 2008 (DTIS 2008). March 25–27, 2008, Tozeur, Tunisia (pp. 1–6).

  24. Salem, S. B., Masmoudi, D. S., Said, A. B., & Loulou, M. (2006). An optimized low voltage and high frequency CCII based multifunction Filters. The 13th IEEE International Conference on Electronics, Circuits and Systems (ICECS’06). December 10–13, 2006, Nice, France (pp. 1268–1271).

  25. Boyd, S., & Kim, S. J. (2005). Geometric programming for circuit optimization. The International Symposium on Physical Design (ISPD). April 2005, San Francisco, California, USA (pp. 44–46).

  26. Talbi, E. G. (2002). A taxonomy of hybrid metaheuristics. Journal of Heuristics, 8(2), 541–564.

    Google Scholar 

  27. Dinger, R. H. (1998). Engineering design optimization with genetic algorithm. The IEEE Northcon Conference. October 21–23, 1998, Seattle WA, USA.

  28. Marseguerra, M., & Zio, E. (2000). System design optimization by genetic algorithms. The IEEE proceedings of the annual Reliability and Maintainability Symposium, January 24–27, 2000, Los Angeles, CA, USA.

  29. Dias, A. H. F., & de Vasconcelos, J. A. (2002). Multiobjective genetic algorithms applied to solve optimization problems. IEEE Transactions on Magnetics, 38(2), 1133–1136.

    Article  Google Scholar 

  30. Kirkpatrick, S., Gelatt, C. D., & Vecchi, M. P. (1983). Optimization by simulated annealing. Journal of Science, 220, 671–680.

    Google Scholar 

  31. Siarry, P., Berthiau, G., Durdin, F., & Haussy, J. (1997). Enhanced simulated annealing for globally minimizing functions of many-continuous variables. ACM Transactions on Mathematical Software, 23, 209–228.

    Article  MATH  Google Scholar 

  32. Gielen, G. G. E., Walscharts, H. C. C., & Sansen, W. M. C. (1990). Analog circuit design optimization based on symbolic simulation and simulated annealing. The IEEE Journal of Solid-State Circuits, 25(3), 707–713.

    Article  Google Scholar 

  33. Doerner, K. F., Gendreau, M., Greistorfer, P., Gutjahr, W. J., Hartl, R. F., & Reimann, M. (2007). Metaheuristics: Progress in Complex Systems Optimization, Springer 2007. ISBN-13: 978-0-387-71919-1.

  34. Dorigo, M., DiCaro, G., & Gambardella, L. M. (1999). Ant algorithms for discrete optimization. Artificial Life Journal, 5, 137–172.

    Google Scholar 

  35. Kennedy, J., & Eberhart, R. C. (1995). Particle swarm optimization. In Proceedings of the IEEE International Conference on Neural Networks, WA, Australia 1995 (pp. 1942–1948).

  36. Fakhfakh, M., & Loulou, M. (2008). A symbolic analyzer for the automated generation of analog transfer functions. The Xth IEEE International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM²ACD ‘08). October 7–8, 2008, Erfurt, Germany.

  37. Aarts, E., & Lenstra, K. (2003). Local search in combinatorial optimization. Princeton: Princeton University Press.

    MATH  Google Scholar 

  38. Cormen, T. H., Leiserson, C. E., Rivest, R. L., & Stein, C. (1990). Introduction to Algorithms, Mit Pr 1990. ISBN-10: 0262031418.

  39. Glover, F. (1989). Tabu Search- Part I. ORSA Journal on Computing, 1(3) (summer 1989).

  40. Glover, F. (1990). Tabu search- Part II. ORSA Journal on Computing, 2(1) (winter 1990).

  41. Bayart, B. P., & Nowacki, M. (2002). Multiobjective optimization. Topics of Evolutionary Computation-2002. Aarhus, Denmark 2002.

  42. Rechenberg, I. (1994). Evolutions strategie ‘94. Stuttgart: Frommann-Holzboog.

  43. Grimbleby, J. B. (2000). Automatic analogue circuit synthesis using genetic algorithms. IEE Proceedings Circuits, Devices and Systems, December 2000, 147(6), 319–323.

    Article  Google Scholar 

  44. Laguna, M., & Martí, R. (2003). Scatter search: Methodology and implementation in C. Series Operations Research/Computer Science Interfaces Series (Vol. 24). Springer.

  45. Chan, F. T. S., & Tiwari, M. K. (2007). Swarm Intelligence: focus on ant and particle swarm optimization. I-Tech Education and Publishing. December 2007. ISBN 978-3-902613-09-7.

  46. Burke, E. K., LandaSilva, J. D., & Soubeiga, E. (2003). Hyperheuristic approaches for multiobjective optimisation. MIC2003: The Metaheuristics International Conference. August 25–28, 2003, Kyoto, Japan.

  47. Deb, K. (1999). Multi-objective genetic algorithms: Problem difficulties and construction of test problems. Journal of Evolutionary Computation, 7(3), 205–230.

    Article  Google Scholar 

  48. Collette, Y., & Siarry, P. (2002). Optimisation Multiobjectif, Eyrolles 2002. ISBN: 2–212-11168-1.

  49. Masmoudi, D. S., BouAzizElFeki, N., Ben Salem, S., Fakhfakh, M., & Loulou, M. (2005). A high frequency CCII based tuneable floating inductance and current mode band pass filter application. Journal of Applied Sciences, 5(8), 1445–1451. (Asian Network for scientific Information. ISSN 1812-5654).

  50. BenSalem, S., Fakhfakh, M., Loulou, M., Masmoudi, D. S., Loumeau, P., & Masmoudi, N. (2006). A high performances CMOS CCII and high frequency applications. Journal of Analog Integrated Circuits & Signal Processing, 49(1) (October 2006).

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Mourad Fakhfakh.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Fakhfakh, M., Loulou, M. & Masmoudi, N. A novel heuristic for multi-objective optimization of analog circuit performances. Analog Integr Circ Sig Process 61, 47–64 (2009). https://doi.org/10.1007/s10470-008-9275-5

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10470-008-9275-5

Keywords

Navigation