Skip to main content
SpringerLink
Log in

A low power reconfigurable ADC for bioimpedance monitroing system

  • Published:
International Journal of Speech Technology Aims and scope Submit manuscript

Abstract

This article introduces a re-configurable pipeline analog-to-digital converter (ADC) deliberated for implantable surveillance devices for bio-impedance monitoring systems. To improve the efficiency of the bio-impedance method, an automatic adaptation circuit is introduced. This adaptive unit is responsible for setting the resolution and sampling rate on the basis of amplitude and frequency of the signal. Using a new, low-power automatic adaptation circuit low power consumption is achieved by using Dynamic Threshold metal oxide semiconductor (DTMOS) technique, it can automatically determine its setup. The converter has two modes of operations. In high-resolution mode, the converter has a 12-bit resolution and at low resolution mode, 8-bit resolution is used. The ADC bandwidth of low-speed mode is 100 kHz and high-speed mode is 1 GHz. The architecture is designed using 180 nm technology and simulated using Cadence virtuoso tool. The results achieved, low power consumption i.e. 0.844 mw, and it is operated with 1 V power supply. For signal to noise and distortion ratio (SNDR), effective number of bits (ENOB), the converter utilizes 71.06 dB, 11.45 in 12-bit and 72.3 dB, 7.41 in 8-bit mode respectively. By using proposed method around 20% of power consumption is reduced and 40% power supply is decreased. The proposed design is also used for mixed signal circuit testing.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

References

  • Ahmed, I., & Johns, D. A. (2005). A 50-ms/s (35 mw) to 1-ks/s (15/spl mu/w) power scaleable 10-bit pipelined adc using rapid power-on opamps and minimal bias current variation. IEEE Journal of Solid-State Circuits, 40(12), 2446–2455.

    Article  Google Scholar 

  • Anderson, M., Norling, K., Dreyfert, A., Yuan, J. (2005). A reconfigurable pipelined adc in 0.18/spl mu/m cmos. In: Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005., pp. 326–329. IEEE.

  • Cho, M.C., Yoon, Y.G., Cho, S. (2009). Design of highly programmable bio-impedance measurement IC in 0.18 μm cmos. In: 2009 International SoC Design Conference (ISOCC), pp. 79–82. IEEE.

  • Cui, Z.Y., Piao, H.L., Kim, N.S. (2009). A 10-bit currentsteering dac in 0.35-μm cmos process. Transactions On Electrical And Electronic Materials 10(2).

  • Garg, S., & Niranjan, V. (2015). Dtmos transistor with self-cascode subcircuit for achieving high bandwidth in analog applications. International Journal of Computer Applications, 975, 8887.

    Google Scholar 

  • Gulati, K., & Lee, H. S. (2001). A low-power reconfigurable analog-to-digital converter. IEEE Journal of Solid-State Circuits, 36(12), 1900–1911.

    Article  Google Scholar 

  • Holder, D. S. (2004). Electrical impedance tomography: Methods, history and applications. Boca Raton: CRC Press.

    Book  Google Scholar 

  • Iizuka, K., Matsui, H., Ueda, M., & Daito, M. (2006). A 14-bit digitally self-calibrated pipelined adc with adaptive bias optimization for arbitrary speeds up to 40 ms/s. IEEE Journal of Solid-State Circuits, 41(4), 883–890.

    Article  Google Scholar 

  • Ivorra, A. (2003). Bioimpedance monitoring for physicians: An overview. Centre Nacional de Microelectrònica Biomedical Applications Group, 11, 17.

    Google Scholar 

  • Jyothi, G. N., Gorantla, A., & Kudithi, T. (2020). Asic implementation of linear equalizer using adaptive fir filter. International Journal of e-Collaboration (IJeC), 16(4), 59–71.

    Article  Google Scholar 

  • Min, M., Parve, T., Kukk, V., Kuhlberg, A. (2001). An implantable analyzer of bio-impedance dynamics: Mixed signal approach. In IMTC 2001. Proceedings of the 18th IEEE Instrumentation and Measurement Technology Conference. Rediscovering Measurement in the Age of Informatics (Cat. No. 01CH 37188), vol. 1, pp. 38–43. IEEE.

  • Mortezapour, S., Lee, E.K. (2001). A reconfigurable pipelined data converter. In ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No. 01CH37196), vol. 4, pp. 314–317. IEEE.

  • Qiao, G., Wang, W., Duan, W., Zheng, F., Sinclair, A. J., & Chatwin, C. R. (2012). Bioimpedance analysis for the characterization of breast cancer cells in suspension. IEEE Transactions on Biomedical Engineering, 59(8), 2321–2329.

    Article  Google Scholar 

  • Qin, Z., Tanaka, A., Takaya, N., & Yoshizawa, H. (2016). 0.5–v 70-nw rail-to-rail operational amplifier using a cross-coupled output stage. IEEE Transactions on Circuits and Systems II: Express Briefs, 63(11), 1009–1013.

    Google Scholar 

  • Ramakrishna, P., Hari Kishore, K., & Chandana, G. (2019). Implementation of low power and area efficient 7-bit flash analog to digital converter. Journal of Computational and Theoretical Nanoscience, 16(5–6), 2213–2217.

    Article  Google Scholar 

  • Ramakrishna, P., Kishore, K.H. (2018). Design of an ultra low power CMOS comparator for data converters. Journal of Advanced Research in Dynamical and Control Systems, ISSN No pp. 1347–1352.

  • Randall, T.C., Mahbub, I., Islam, S.K. (2015). Reconfigurable analog-to-digital converter for implantable bioimpedance monitoring. In 2015 IEEE Topical Conference on Biomedical Wireless Technologies, Networks, and Sensing Systems (BioWireleSS), pp. 1–3. IEEE.

  • Rodríguez-Pérez, A., Delgado-Restituto, M., Medeiro, F., Rodríguez-Vázquez, A. (2009). A low-power reconfigurable adc for biomedical sensor interfaces. In 2009 IEEE Biomedical Circuits and Systems Conference, pp. 253–256. IEEE.

  • Sakthivel, R., Jyothi, G.N., Kumar, N.D. (2018). A low power 10 bit 50-ms/s sample and hold ota amplifier. In Proceedings of the 2018 International Conference on Communication Engineering and Technology, pp. 33–37.

  • Taherzadeh-Sani, M., Hamoui, A.A.: A reconfigurable and power-scalable 10–12 bit 0.4–44 ms/s pipelined adc with 0.35–0.5 pj/step in 1.2 v 90 nm digital cmos. In IEEE Transactions on Circuits and Systems I: Regular Papers 60(1), 74–83 (2012)

Download references

Author information

Authors and Affiliations

  1. Department of ECE, Koneru Lakshmaiah Education Foundation, Green Fields, Vaddeswaram, Guntur, Andhra Pradesh, 522502, India

    P. Ramakrishna & K. Hari Kishore

Authors
  1. P. Ramakrishna
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. K. Hari Kishore
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to P. Ramakrishna.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Ramakrishna, P., Kishore, K.H. A low power reconfigurable ADC for bioimpedance monitroing system. Int J Speech Technol 25, 567–574 (2022). https://doi.org/10.1007/s10772-021-09813-3

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10772-021-09813-3

Keywords

Search

Navigation