Skip to main content
SpringerLink
Log in

DC performance analysis of III–V/Si heterostructure double gate triple material PiN tunneling graphene nanoribbon FET circuits with quantum mechanical effects

  • Published:
Journal of Computational Electronics Aims and scope Submit manuscript

Abstract

In this article, the electrical behavior of laterally grown novel short-channel III–V/Si heterostructure double gate triple material PiN tunneling graphene nanoribbon field effect transistor (DG-TM-PiN-TGNFET) has been studied based on their quantum mechanical effect (QME). Firstly, by varying the device process parameters of the novel TFET structure, the DC parameter responses viz. threshold voltage, electric field and surface potential are investigated. Further these responses are analyzed by considering the QME for better device performance. Two-dimensional numerical device simulator (SILVACO TCAD) tool is used for simulating the quantum and semi-classical models. The simulation work has been validated by extensive analytical modeling, that reflected in our accurate graphical representations. Finally, to investigate the QME effect in circuit level applications, an TFET inverter circuit has been designed and its DC performance viz. power dissipation and propagation delay analysis is performed.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9

Similar content being viewed by others

References

  1. Ionescu, A.M., Riel, H.: Tunnel field-effect transistors as energy-efficient electronic switches. Nature 479(7373), 329–337 (2011)

    Article  Google Scholar 

  2. Koswatta, S.O., Lundstrom, M.S., Nikonov, D.E.: Performance comparison between p-i-n tunneling transistors and conventional MOSFETs. IEEE Trans. Electron. Devices 56(3), 456–465 (2009)

    Article  Google Scholar 

  3. Seabaugh, A.C., Zhang, Q.: Low-voltage tunnel transistors for beyond CMOS logic. Proc. IEEE 98(12), 2095–2110 (2010)

    Article  Google Scholar 

  4. Choi, W.Y., Park, B.-G., Lee, J.D., Liu, T.-J.K.: Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Lett. 28(8), 743–745 (2007)

    Article  Google Scholar 

  5. Thomas, N., Philip Wong, H.S.: The end of Moore’s Law: a new beginning for information technology. IEEE J. Comput. Sci. Eng. 19(2), 41–50 (2017)

    Article  Google Scholar 

  6. Dutta, R., Konar, S.C., Paitya, N.: Influence of gate and channel engineering on multigate tunnel FETs: a review. In: Maharatna, K., Kanjilal, M., Konar, S., Nandi, S., Das, K. (eds.) Computational advancement in communication circuits and systems. Lecture notes in electrical engineering, vol. 575. Springer, Heidelberg (2020)

    Google Scholar 

  7. Madan, J., Gupta, R.S., Chaujar, R.: Mathematical modeling insight of hetero gate dielectric-dual material gate-GAA-tunnel FET for VLSI/analog applications. Microsyst. Technol. 23(9), 4091–4098 (2017)

    Article  Google Scholar 

  8. Bardon, M.G., Neves, H.P., Puers, R., Van Hoof, C.: Pseudo two- dimensional model for double-gate tunnel FETs considering the junctions depletion regions. IEEE Trans. Electron. Devices 57(4), 827–834 (2010)

    Article  Google Scholar 

  9. Madan, J., Gupta, R.S., Chaujar, R.: Performance investigation of heterogeneous gate dielectric-gate metal engineered–gate all around-tunnel FET for RF applications. Microsyst Technol 23, 4081–4090 (2017)

    Article  Google Scholar 

  10. Dutta, R., Paitya, N.: Electrical characteristics assessmenton heterojunction tunnel FET (HTFET) by optimizing various high-κ materials: HfO2/ZrO2. Int. J. Innov. Technol. Explor. Eng. 8(10), 393–396 (2019)

    Article  Google Scholar 

  11. Verhulst, A.S., Soree, B., Leonelli, D., Vandenberghe, W.G., Groeseneken, G.: Modeling the single-gate, doublegate, and gate all-around tunnel field-effect transistor. J. Appl. Phys. 107(2), 024518 (2010)

    Article  Google Scholar 

  12. Alper, C., Palestri, P., Lattanzio, L., Padilla, L. J., Ionescu, A.M.: Two dimensional quantum mechanical simulation of low dimensional tunneling devices. In: 2014 44th European solid state device research conference (ESSDERC), pp. 186–189 (2014)

  13. https://personal.utdallas.edu/~wxv101020/phd_williamvdb.pdf

  14. Wu, J., Min, J., Taur, Y.: Short-channel effects in tunnel FETs. IEEE Trans. Electron Dev. 62(9), 3019–3024 (2015). https://doi.org/10.1109/ted.2015.2458977

    Article  Google Scholar 

  15. Dutta, R., Paitya, N., Subash, T.D.: Electric field and surface potential analytical modeling of novel double gate triple material PiN tunneling graphene nano ribbon FET (DG-TM-PiN-TGNFET). Silicon (2020). https://doi.org/10.1007/s12633-020-00474-6

    Article  Google Scholar 

  16. Chien, N.D., et al.: Dependence of short-channel effects on semiconductor bandgap in tunnel field-effect transistors. J Phys Conf Ser 1034, 012003 (2014)

    Article  Google Scholar 

  17. Dutta, R., Subash, T.D., Paitya, N.: InAs/Si hetero-junction channel to enhance the performance of dg-tfet with graphene nanoribbon: an analytical model. Silicon (2020). https://doi.org/10.1007/s12633-020-00546-7

    Article  Google Scholar 

  18. Vimala, P., Arun Samuel, T.S., Nirmal, D., Panda, A.K.: Performance enhancement of triple material double gate TFET with heterojunction and heterodielectric. Solid State Electron. Lett. 1, 64–72 (2019)

    Article  Google Scholar 

  19. TCAD Atlas Manual, Silvaco, Inc., CA 95054, USA (2015)

  20. Cappy, A., et al.: Comparative potential performance of Si, GaAs, GaInAs, InAs submicrometer-gate FET’s. IEEE Trans. Electron Devices ED27(11), 2158–2160 (1980)

    Article  Google Scholar 

  21. Arora, N.D., Hauser, J.R., Roulston, D.J., et al.: Electron and hole mobilities in silicon as a function of concentration and temperature. IEEE Trans. Electron Devices 29(2), 292–295 (1982)

    Article  Google Scholar 

  22. Fossum, J.G., Lee, D.S., et al.: A physical model for the dependence of carrier lifetime on doping density in nondegenerate silicon. Solid State Electron 25, 741–747 (1982)

    Article  Google Scholar 

  23. Richter, S., Trellenkamp, S., Schäfer, A., Hartmann, J.M., Bourdelle, K., Zhao, Q.T., Mantl, S.: Improved tunnel-FET inverter performance with SiGe/Si heterostructure nanowire TFETs by reduction of ambipolarity. Solid State Electron. 108, 97–103 (2015). https://doi.org/10.1016/j.sse.2015.02.018

    Article  Google Scholar 

  24. Richter, S., Trellenkamp, S., Schafer, A., Hartmann, J.M., Bourdelle, K.K., Zhao, Q.T., Mantl, S.: Tunnel-FET inverters for ultra-low power logic with supply voltage down to VDD = 0.2 V. In: 2014 15th international conference on ultimate integration on silicon (ULIS), 2014.

  25. Kwon, D.W., Kim, H.W., Kim, J.H., Park, E., Lee, J., Kim, W.: Effects of localized body doping on switching characteristics of tunnel FET inverters with vertical structures. IEEE Trans. Electron Devices 64(4), 1799–1805 (2017)

    Article  Google Scholar 

Download references

Acknowledgement

This work was supported by All India Council for Technical Education (AICTE), Govt. of India, under Research Promotion Scheme through the Grant: 8-139/RIFD/RPS-NER/Policy-1/2018-19. Special acknowledgement also goes to Dr. Nitai Paitya for facilitating the authors with Nanoelectronics Lab, Sikkim Manipal Institute of Technology (SMIT)-Sikkim, India, for this research work.

Author information

Authors and Affiliations

  1. Department of Electronics and Communication Engineering, Surendra Institute of Engineering and Management, Siliguri, West Bengal, 734009, India

    Ritam Dutta

  2. Department of Electrical and Electronics Engineering, Mangalam College of Engineering, Kottayam, Kerala, 686631, India

    T. D. Subash

  3. Department of Electronics and Communication Engineering, Sikkim Manipal Institute of Technology, Rangpo, Sikkim, 737136, India

    Nitai Paitya

Authors
  1. Ritam Dutta
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. T. D. Subash
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Nitai Paitya
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Ritam Dutta.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Dutta, R., Subash, T.D. & Paitya, N. DC performance analysis of III–V/Si heterostructure double gate triple material PiN tunneling graphene nanoribbon FET circuits with quantum mechanical effects. J Comput Electron 20, 855–863 (2021). https://doi.org/10.1007/s10825-020-01649-5

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10825-020-01649-5

Keywords

Search

Navigation