Abstract
Traditional design for testability (DFT) is arduous and time-consuming because of the iterative process of testability assessment and design modification. To improve the DFT efficiency, a DFT process based on test point allocation is proposed. In this process, the set of optimal test points will be automatically allocated according to the signal reachability under the constraints of testability criteria. Thus, the iterative DFT process will be completed by computer and the test engineers will be released to concentrate on the system design rather than the repetitive modification process. To perform test point allocation, the dependency matrix of signal to potential test point (SP-matrix) is defined based on multi-signal flow graph. Then, genetic algorithm (GA) is adopted to search for the optimal test point allocation solution based on the SP-matrix. At last, experiment is carried out to evaluate the effectiveness of the algorithm.
Similar content being viewed by others
References
Balen TR, Calvano JV, Lubaszewski MS, Renovell M (2007) Built-in self-test of field programmable analog arrays based on transient response analysis. J Electron Test 23(6):497–512. doi:10.1007/s10836-00705004-8
Cheang S, Lee K, Leung K (2007) Applying genetic parallel programming to synthesize combinational logic circuits. IEEE Trans Evol Comput 11(4):503–520
Chen XM, Meng XF, Wang GH (2012) A modified simulation-based multi-signal modeling for electronic system. J Electron Test 28(2):155–165. doi:10.1007/s10836-011-5273-0
Deb S, Domagala C, Shrestha R (2001) Model-based testability assessment and directed troubleshooting of shuttle wiring systems. Comp and syst Dianostics,Prognosis and Health Mgt 4389(2001):163–173
Deb S, Ghoshal S, Mathur A, Shrestha R, Pattipati KR (1998) Multi-signal modeling for diagnosis, FMECA, and reliability. Systems, Man, and Cybernetics. 1998 I.E. International Conference on; Volume 3, 11–14 Oct. 1998:3026–3031
Deb S, Pattipati KR, Raghavan V, Shakeri M, Shrestha R (1995) Multi-signal flow graphs: a novel approach for system testability analysis and fault diagnosis. Aero Electron Syst Mag IEEE 10 (5):14–25
Department of Defense, MIL-STD-2165A, Testability program for systems and equipments, 1993
DSI (2008) DSI international articles. http://articlesdsiintl.com/PrintArticle.aspx?ArticleID=35. Accessed 3 June 2013
Elliott RC, Krzymien WA (2009) Downlink scheduling via genetic algorithms for multiuser single-carrier and multicarrier MIMO systems with dirty paper coding. IEEE Trans Veh Technol 58(7):3247–3262
Golonek T, Rutkowski J (2007) Genetic-algorithm-based method for optimal analog test points selection. 54(2):117–121
Gould E (2004) Modelling in both ways (: Hybrid diagnostic modeling and its application to hierarchical system designs. IEEE Autotestcon :576-582
Holland JH (1975) Adaptation in natural and artificial systems. University of Michigan Press, Ann Arbor
Hsiao MS, Chakradhar S (2000) Test set and fault partitioning techniques for static test sequence compaction for sequential circuits. J Electron Test 16(4):329–338. doi:10.1023/A:1008313901938
Konak A, Coit DW, Smith AE (2006) Multi-objective optimization using genetic algorithms: A tutorial. Reliab Eng Syst Saf 91(2006):992–1007
Luo JH, Tu HY, Pattipati KR (2005) Diagnosis knowledge representation and inference. IEEE Instrum Meas Mag 2005:483–489
Mahdavi SJ, Mohammadi K (2009) Evolutionary derivation of optimal test sets for neural network based analog and mixed signal circuits fault diagnosis approach. Microelectron Reliab 49:199–208
Portinale L (1997) Behavioral petri nets: A model for diagnostic knowledge representation and reasoning. IEEE Trans Syst Man Cybern B 27(2):184–195
Pulka A (2011) Two heuristic algorithm for test point selection in analog circuit diagnoses. Met Meas Syst 18(1):115–128
QSI Guided troubleshooting demo. http://www/teamqsi.com/industries/defense/. Accessed 3 June 2013
Sheppard JW, Simpson WR (1991) A mathematical model for integrated diagnostics. IEEE Des and test of Comp 8(4):25–38
Sterba D, Halliday A, McClean D (1991) ATPG and diagnostics for boards implementing boundary scan. J Electron Test 2(1):89–98. doi:10.1007/BF00134945
Yang CL, Tian SL, Long B, Fang C (2010) A novel test point selection method for analog fault dictionary techniques. J Electron Test 26(5):523–534. doi:10.1007/s10836-010-5169-4
Zhang Y, Leugn H, Kwak K, Yoon H (2009) Automated speaker recognition for home service robots using genetic algorithm and dampster-shafer fusion technique. IEEE Trans Instrum Meas 58(9):3058–3068
Author information
Authors and Affiliations
Corresponding author
Additional information
Responsible Editor: S. T. Chakradhar
Rights and permissions
About this article
Cite this article
Wang, G., Li, Q., Chen, X. et al. Research on the Efficiency Improvement of Design for Testability Using Test Point Allocation. J Electron Test 30, 371–376 (2014). https://doi.org/10.1007/s10836-014-5450-z
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10836-014-5450-z