Skip to main content
SpringerLink
Log in

Survey on Block Matching Motion Estimation Algorithms and Architectures with New Results

  • Published:
Journal of VLSI signal processing systems for signal, image and video technology Aims and scope Submit manuscript

Abstract.

Block matching motion estimation is the heart of video coding systems. During the last two decades, hundreds of fast algorithms and VLSI architectures have been proposed. In this paper, we try to provide an extensive exploration of motion estimation with our new developments. The main concepts of fast algorithms can be classified into six categories: reduction in search positions, simplification of matching criterion, bitwidth reduction, predictive search, hierarchical search, and fast full search. Comparisons of various algorithms in terms of video quality and computational complexity are given as useful guidelines for software applications. As for hardware implementations, full search architectures derived from systolic mapping are first introduced. The systolic arrays can be divided into inter-type and intra-type with 1-D, 2-D, and tree structures. Hexagonal plots are presented for system designers to clearly evaluate the architectures in six aspects including gate count, required frequency, hard-ware utilization, memory bandwidth, memory bitwidth, and latency. Next, architectures supporting fast algorithms are also reviewed. Finally, we propose our algorithmic and architectural co-development. The main idea is quick checking of the entire search range with simplified matching criterion to globally eliminate impossible candidates, followed by finer selection among potential best matched candidates. The operations of the two stages are mapped to the same hardware for resource sharing. Simulation results show that our design is ten times more area-speed efficient than full search architectures while the video quality is competitively the same.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

References

  1. Information Technology—Coding of Moving Pictures and Associated Audio for Digital Storage Media at up to about 1.5 Mbit/s—Part 2: Video, ISO/IEC 11172-2, 1993.

  2. Information Technology—Generic Coding of Moving Pictures and Associated Audio Information: Video, ISO/IEC 13818-2 and ITU-T Recommendation H.262, 1996.

  3. Information Technology—Coding of Audio-Visual Objects—Part 2: Visual, ISO/IEC 14496/2, 1999.

  4. Video Codec for Audiovisual Services at p × 64 Kbit/s, ITU-T Recommendation H.261, Mar. 1993.

  5. Video Coding for Low Bit Rate Communication, ITU-T Recommendation H.263, Feb. 1998.

  6. Joint Video Team, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Recommendation H.264 and ISO/IEC 14496/10 AVC, May 2003.

  7. J. Jain and A. Jain, “Displacement Measurement and its Application in Internal Image Coding,” IEEE Trans. Commun., vol. COM-29, no. 12, 1981, pp. 1799–1808.

    Article  Google Scholar 

  8. T. Koga, K. linuma, A. Hirano, Y. Iijima, and T. Ishiguro, “Motion compensated interframe coding for video conferencing,” in Proc. Nat. Telecommun. Conf., 1981, pp. C9.6.1–C9.6.5.

  9. R. Srinivasan and K.R. Rao, “Predictive Coding based on Efficient Motion Estimation,” IEEE Trans. Commun., vol. COM-33, no. 8, 1985, pp. 888–896.

    Article  Google Scholar 

  10. S. Kappagantula and K.R. Rao, “Motion Compensated Interframe Image Prediction,” IEEE Trans. Commun., vol. COM-33, no. 9, 1985, pp. 1011–1015.

    Article  Google Scholar 

  11. M. Ghanbari, “The Cross Search Algorithm for Motion Estimation,” IEEE Trans. Commun., vol. 38, no. 7, 1990, pp. 950–953.

    Article  Google Scholar 

  12. L.G. Chen, W.T. Chen, Y.S. Jehng, and T.D. Chiueh, “An Efficient Parallel Motion Estimation Algorithm for Digital Image Processing,” IEEE Trans. Circuits Syst. Video Technol., vol. 1, no. 4, 1991, pp. 378–385.

    Article  Google Scholar 

  13. M.J. Chen, L.G. Chen, and T.D. Chiueh, “One-dimensional full Search Motion Estimation Algorithm for Video Coding,” IEEE Trans. Circuits Syst. Video Technol., vol. 4, no. 5, 1994, pp. 504–509.

    Article  Google Scholar 

  14. R. Li, B. Zeng, and M.L. Liou, “A New Three-step Search Algorithm for Block Motion Estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 4, no. 4, pp. 438/442, Aug. 1994.

    Article  Google Scholar 

  15. L.M. Po and W.C. Ma, “A Novel Four-step Search Algorithm for Fast Block Motion Estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 6, no. 3, 1996, pp. 313–317.

    Article  Google Scholar 

  16. L.K. Liu and E. Feig, “A Block-based Gradient Descent Search Algorithm for Block Motion Estimation in Video Coding,” IEEE Trans. Circuits Syst. Video Technol., vol. 6, no. 4, 1996, pp. 419–422.

    Article  Google Scholar 

  17. J.Y. Tham, S. Ranganath, M. Ranganath, and A.A. Kassim, “A Novel Unrestricted Center-biased Diamond Search Algorithm for Block Motion Estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 8, no. 4, 1998, pp. 369–377.

    Article  Google Scholar 

  18. S. Zhu and K.K. Ma, “A New Diamond Search Algorithm for Fast Block-matching Motion Estimation,” IEEE Trans. Image Processing, vol. 9, no. 2, 2000, pp. 287–290.

    Article  MathSciNet  Google Scholar 

  19. A.M. Tourapis, O.C. Au, M.L. Liou, G. Shen, and I. Ahmad, “Optimizing the mpeg-4 Encoder - advanced Diamond Zonal search,” in Proc. of IEEE Int. Symp. Circuits Syst. (ISCAS'00), 2000, pp. 674–677.

  20. A.M. Tourapis, O.C. Au, and M.L. Liu, “Highly Efficient Predictive Zonal Algorithms for Fast Block-matching Motion Estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 10, 2002, pp. 934–947.

    Article  Google Scholar 

  21. V. Christopoulos and J. Cornelis, “A Center-biased Adaptive Search Algorithm for Block Motion Estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 10, no. 3, 2000, pp. 423–426.

    Article  Google Scholar 

  22. O.T.C. Chen, “Motion Estimation using a One-Dimensional Gradient Descent Search,” IEEE Trans. Circuits Syst. Video Technol., vol. 10, no. 4, 2000, pp. 608–616.

    Article  Google Scholar 

  23. C.H. Cheung and L.M. Po, “A Novel Cross Diamond Search Algorithm for Fast Block Motion Estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 12, 2002, pp. 1168–1177.

    Article  Google Scholar 

  24. Y.W. Huang, S.Y. Ma, C.F. Shen, and L.G. Chen, “Predictive Line Search: An Efficient Motion Estimation Algorithm for mpeg-4 Encoding Systems on Multimedia Processors,” IEEE Trans. Circuits and Syst. Video Technol., vol. 13, no. 1, 2003, pp. 111–117.

    Article  Google Scholar 

  25. C.W. Lam, L.M. Po, and C.H. Cheung, “A Novel Kite-Cross-diamond Search Algorithm for Fast Video Coding and Videoconferencing Applications,” in Proc. of IEEE Int. Conf. Acoust., Speech, and Signal Processing (ICASSP'04), 2004, pp. 365–368.

  26. S. Zhu and K.K. Ma, “A New Diamond Search Algorithm for Fast Block Matching Motion Estimation,” in Proc. of IEEE Int. Conf. Image Processing (ICIP'97), 1997, pp. 292–296.

  27. M. Bierling, “Displacement Estimation by Hierarchical Block Matching,” in Proc. of SPIE Visual Commun. Image Processing (VCIP'88), 1988, pp. 942–951.

  28. A. Zaccarin and B. Liu, “Fast Algorithms for Block Motion Estimation,” in Proc. of IEEE Int. Conf. Acoust., Speech, and Signal Processing (ICASSP'92), 1992, pp. 449–452.

  29. B. Liu and A. Zaccarin, “New Fast Algorithms for the Estimation of Block Motion Vectors,” IEEE Trans. Circuits Syst. Video Technol., vol. 3, no. 2, 1993, pp. 148–157.

    Article  Google Scholar 

  30. Y. Wang, Y. Wang, and H. Kuroda, “A Globally Adaptive Pixel-decimation Algorithm for Block-motion Estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 10, no. 6, 2000, pp. 1006–1011.

    Article  Google Scholar 

  31. H. Gharavi and M. Mills, “Block Matching Motion Estimation Algorithms - New Results,” IEEE Trans. Circuits Syst., vol. 37, no. 5, 1990, pp. 649–651.

    Article  Google Scholar 

  32. M.J. Chen, L.G. Chen, T.D. Chiueh, and Y.P. Lee, “A New Block-matching Criterion for Motion Estimation and its Implementation,” IEEE Trans. Circuits Syst. Video Technol., vol. 5, no. 3, 1995, pp. 231–236.

    Article  Google Scholar 

  33. M.J. Chen, “Predictive Motion Estimation Algorithms for Video Compression,” J. of St. John's St. Mary Institute of Technol., vol. 15, 1997, pp. 197–214.

    Google Scholar 

  34. J.S. Kim and R.H. Park, “A Fast Feature-based Block Matching Algorithm using Integral Projections,” IEEE J. Select. Areas Commun., vol. 10, no. 5, 1992, pp. 968–979.

    Article  Google Scholar 

  35. K. Sauer and B. Schwartz, “Efficient Block Motion Estimation using Integral Projections,” IEEE Trans. Circuits Syst. Video Technol., vol. 6, no. 5, 1996, pp. 513–518.

    Article  Google Scholar 

  36. B. Natarajan and V. Bhaskaran, “Low-complexity Block-based Motion Estimation via one-bit Transforms,” IEEE Trans. Circuits Syst. Video Technol., vol. 7, no. 4, 1997, pp. 702–706.

    Article  Google Scholar 

  37. J.H. Luo, C.N. Wang, and T. Chiang, “A Novel All-binary Motion Estimation (ABME) with Optimized Hardware Architectures,” IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 8, 2002, pp. 700–712.

    Article  Google Scholar 

  38. Z.L. He, C.Y. Tsui, K.K. Chan, and M.L. Liou, “Low-power VLSI Design for Motion Estimation using Adaptive Pixel truncation,” IEEE Trans. Circuits Syst. Video Technol., vol. 10, no. 5, 2000, pp. 669–678.

    Article  Google Scholar 

  39. C.H. Hsieh, P.C. Lu, J.S. Shyn, and E.H. Lu, “Motion Estimation Algorithm using Interblock Correlation,” IEE Electron. Lett., vol. 26, no. 5, 1990, pp. 276–277.

    Article  Google Scholar 

  40. S. Zafar, Y.Q. Zhang, and J.S. Baras, “Predictive Block Matching Motion Estimation for TV Coding—Part I: Inter-block Prediction,” IEEE Trans. Broadcast., vol. 37, no. 3, 1991, pp. 97–101.

    Article  Google Scholar 

  41. Y.Q. Zhang and S. Zafar, “Predictive Block-matching Motion Estimation for TV Coding—Part II: Inter-frame Prediction,” IEEE Trans. Broadcast., vol. 37, no. 3, 1991, pp. 102–105.

    Article  Google Scholar 

  42. M.C. Chen and A.N. Willson J., “A Logarithmic-time Adaptive Block Matching Algorithm in Estimating Large Displacement Motion Vectors,” in Proc. of IEEE Multimedia Commun. Video Coding Symp., 1995.

  43. J. Chalidabhongse and C.C.J. Kuo, “Fast Motion Vector Estimation using Multiresolution-Spatio-Temporal Correlations,” IEEE Trans. Circuits Syst. Video Technol., vol. 7, no. 3, 1997, pp. 477–488.

    Article  Google Scholar 

  44. D. Tzovaras, M.G. Strintzis, and H. Sahinolou, “Evaluation of Multiresolution Block Matching Techniques for Motion and Disparity Estimation,” Signal Processing: Image Commun., vol. 6, 1994, pp. 56–67.

    Google Scholar 

  45. J.H. Lee, K.W. Lim, B.C. Song, and J.B. Ra, “A Fast Multi-resolution Block Matching Algorithm and its VLSI Architecture for Low Bit-rate Video Coding,” IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 12, 2001, pp. 1289– 1301.

    Article  Google Scholar 

  46. J.H. Lee and N.S. Lee, “Variable Block Size Motion Estimation Algorithm and its Hardware Architecture for H.264,” in Proc. of IEEE Int. Symp. Circuits Syst. (ISCAS′04), 2004, pp. 740–743.

  47. W. Li and E. Salari, “Successive Elimination Algorithm for Motion Estimation,” IEEE Trans. Image Processing, vol. 4, no. 1, 1995, pp. 105–107.

    Article  Google Scholar 

  48. X.Q. Gao, C.J. Duanmu, and C.R. Zou, “A Multilevel Successive Elimination Algorithm for Block Matching Motion Estimation,” IEEE Trans. Image Processing, vol. 9, no. 3, 2000, pp. 501–504.

    Article  Google Scholar 

  49. M. Brunig and W. Niehsen, “Fast Full-search Block Matching,” IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 2, 2001, pp. 241–247.

    Article  Google Scholar 

  50. C. Zhu, W.S. Qi, and W. Ser, “A New Successive Elimination Algorithm for Fast Block Matching in Motion Estimation,” in Proc. of IEEE Int. Symp. Circuits Syst. (ISCAS′04), 2004, pp. 733–736.

  51. C.J. Duanmu, M.O. Ahmad, and M.N.S. Swamy, “8-bit Partial Sum of 16 Luminance Values for Fast Block Motion Estimation,” in Proc. of IEEE Int. Conf. Multimedia Expo (ICME′03), 2003, pp. 689–692.

  52. Digital Video Coding Group, ITU-T recommendation H.263 software implementation, Telenor R'D, 1995.

  53. C.K. Cheung and L.M. Po, “Normalized Partial Distortion Search Algorithm for Block Motion Estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 10, no. 3, 2000, pp. 417–422.

    Article  Google Scholar 

  54. J.N. Kim and T.S. Choi, “A Fast Full-search Motion-estimation Algorithm using Representative Pixels and Adaptive Matching Scan,” IEEE Trans. Circuits Syst. Video Technol., vol. 10, no. 7, 2000, pp. 1040–1048.

    Article  Google Scholar 

  55. K. Lengwehasatit and A. Ortega, “Probabilistic Partial-distance Fast Matching Algorithms for Motion Estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 2, 2001, pp. 139–152.

    Article  Google Scholar 

  56. A. Hatabu, T. Miyazaki, and I. Kuroda, “Optimization of Decision-timing for Early Termination of SSDA-based Block Matching,” in Proc. of IEEE Int. Conf. Acoust., Speech, and Signal Processing (ICASSP'03), 2003, pp. 533–536.

  57. Y.S. Chen, Y.P. Huang, and C.S. Fuh, “Fast Block Matching Algorithm based on the Winner-update Strategy,” IEEE Trans. Image Processing, vol. 10, no. 8, 2001, pp. 1212–1222.

    Article  MATH  Google Scholar 

  58. I.M. Pao and M.T. Sun, “Modeling Dot Coefficients for Fast Video Encoding,” IEEE Transactions on Circuits and Systems for Video Technology, vol. 9, no. 4, 1999, pp. 608–616.

    Article  Google Scholar 

  59. D.S. Turaga and T. Chen, “Estimation and Mode Decision for Spatially Correlated Motion Sequences,” IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 10, 2001, pp. 1098–1107.

    Article  Google Scholar 

  60. J. Xin, M.T. Sun, and V. Hsu, “Diversity-based fast block motion estimation,” in Proc. of IEEE Int. Conf. Multimedia Expo (ICME'03), 2003, pp. 525/528.

  61. P.L. Tsai, S.Y. Huang, C.T. Liu, and J.S. Wang, “Computation-aware Scheme for Software-based Block Motion Estimation,” IEEE Trans. Circuits and Syst. Video Technol., vol. 13, no. 9, 2003, pp. 901–913.

    Article  Google Scholar 

  62. Y.W. Huang, B.Y. Hsieh, T.C. Wang, S.Y. Chien, S.Y. Ma, C.F. Shen, and L.G. Chen, “Analysis and Reduction of Reference Frames for Motion Estimation in MPEG-4 AVC/JVT/H.264,” in Proc. of IEEE Int. Conf. Acoust., Speech, and Signal Processing (ICASSP'03), 2003, pp. 145–148.

  63. H.Y.C. Tourapis and A.M. Tourapis, “Fast Motion Estimation Within the H.264 Codec,” in Proc. of IEEE Int. Conf. Multimedia Expo (ICME'03), 2003, pp. 517–520.

  64. Y.K. Tu, J.F. Yang, Y.N. Shen, and M.T. Sun, “Fast Variable Block Motion Estimation using Merging Procedure with an Adaptive Threshold,” in Proc. of IEEE Int. Conf. Multimedia Expo (ICME'03), 2003, pp. 789–792.

  65. W.I. Choi, B. Jeon, and J. Jeong, “Fast Motion Estimation with Modified Diamond Search for Variable Motion Block Sizes,” in Proc. of IEEE Int. Conf. Image Processing (ICIP'03), 2003, pp. 371–374.

  66. X. Li, E.Q. Li, and Y.K. Chen, “Fast Multi-frame Motion Estimation Algorithm with Adaptive Search Strategies in H.264,” in Proc. of IEEE Int. Conf. Acoust., Speech, and Signal Processing (ICASSP'04), 2004, pp. 369–372.

  67. Z. Zhou and M.T. Sun, “Fast Vaiable Block-size Motion Estimation Algorithms based on Merge and Split Procedures for H.264/MPEG-4 AVC,” in Proc. of IEEE Int. Symp. Circuits Syst. (ISCAS'04), 2004, pp. 725–728.

  68. M.J. Chen, Y.Y. Chiang, H.J. Li, and M.C. Chi, “Efficient Multi-frame Motion Estimation Algorithms for MPEG-4 AVC/JVT/H.264,” in Proc. of IEEE Int. Symp. Circuits Syst. (ISCAS'04), 2004, pp. 737–740.

  69. C.H. Kuo, M. Shen, and C.C.J. Kuo, “Fast inter-prediction mode decision and motion search for H.264,” in Proc. of IEEE International Conference on Multimedia and Expo, 2004.

  70. P. Yang, Y.W. He, and S.Q. Yang, “An Unisymmetrical-cross Multi-Resolution Motion Search Algorithm for MPEG-4 AVC/H.264 coding,” in Proc. of IEEE International Conference on Multimedia and Expo, 2004.

  71. Y. Su and M.T. Sun, “Fast Multiple Reference Frame Motion Estimation for H.264,” in Proc. of IEEE International Conference on Multimedia and Expo, 2004.

  72. S.Y. Kung, VLSI Array Processors, Englewood Cliffs, NJ: Prentice Hall, 1988.

    Google Scholar 

  73. T. Komarek and P. Pirsch, “Array Architectures for Block Matching Algorithms,” IEEE Trans. Circuits Syst., vol. 36, no. 2, 1989, pp. 1301–1308.

    Article  Google Scholar 

  74. L.D. Vos and M. Stegherr, “Parameterizable VLSI Architectures for the Full-search Block-matching Algorithm,” IEEE Trans. Circuits Syst., vol. 36, no. 2, 1989, pp. 1309–1316.

    Article  Google Scholar 

  75. K.M. Yang, M.T. Sun, and L. Wu, “A Family of VLSI Designs for the Motion Compensation Block-matching Algorithm,” IEEE Trans. Circuits Syst., vol. 36, no. 2, 1989, pp. 1317–1325.

    Article  Google Scholar 

  76. C.H. Hsieh and T.P. Lin, “VLSI Architecture for Block-matching Motion Estimation Algorithm,” IEEE Trans. Circuits Syst. Video Technol., vol. 2, no. 2, 1992, pp. 169–175.

    Article  Google Scholar 

  77. Y.S. Jehng, L.G. Chen, and T.D. Chiueh, “An Efficient and Simple VLSI Tree Architecture for Motion Estimation Algorithms,” IEEE Trans. Signal Processing, vol. 41, no. 2, 1993, pp. 889–900.

    Article  Google Scholar 

  78. C.Y. Chen, Y.W. Huang, T.C. Shen, and L.G. Chen, “Analysis and Architecture Design of Variable Block Size Motion Estimation for Video Coding Systems,” IEEE Trans. Circuits and Syst. I, 2004 (submitted).

  79. S.F. Chang, J.H. Hwang, and C.W. Jen, “Scalable Array Architecture Design for Full Search Block Matching,” IEEE Trans. Circuits Syst. Video Technol., vol. 5, no. 4, 1995, pp. 332–343.

    Article  Google Scholar 

  80. H. Yeo and Y.H. Hu, “A Novel Modular Systolic Array Architecture for Full-search Block Matching Motion Estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 5, no. 5, 1995, pp. 407–416.

    Article  Google Scholar 

  81. Y.K. Lai and L.G. Chen, “A Data-interlacing Architecture with two-Dimensional Data-reuse for Full-search Block-matching Algorithm,” IEEE Trans. Circuits Syst. Video Technol., vol. 8, no. 2, 1998, pp. 124–127.

    Article  MathSciNet  Google Scholar 

  82. Y.H. Yeh and C.Y. Lee, “Cost-effective VLSI Architectures and Buffer Size Optimization for Full-search Block Matching Algorithms,” IEEE Trans. VLSI Syst., vol. 7, no. 3, 1999, pp. 345–358.

    Article  MathSciNet  Google Scholar 

  83. J.C. Tuan, T.S. Chang, and C.W. Jen, “On the Data Reuse and Memory Bandwidth Analysis for Full-search Block-matching VLSI Architecture,” IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 1, 2002, pp. 61–72.

    Article  Google Scholar 

  84. Mei-Yun Hsu, Scalable module-based architecture for MPEG-4 BMA motion estimation, Master Thesis, National Taiwan Univ., 2000.

  85. C.H. Chou and Y.C. Chen, “A VLSI Architecture for Real-time and Flexible Image Template Matching,” IEEE Trans. Circuits Syst., vol. 36, no. 2, 1989, pp. 1336–1342.

    Article  Google Scholar 

  86. V.L. Do and K.Y. Yun, “A Low-power VLSI Architecture for Full-search Block-matching Motion Estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 8, no. 4, 1998, pp. 393– 398.

    Article  Google Scholar 

  87. A. Hanami, S. Scotzniovsky, K. Ishihara, T. Matsumura, S. I. Takeuchi, H. Ohkuma, K. Nishigaki, H. Suzuki, M. Kazayama, T. Yoshida, and K. Tsuchihashi, “A 165-GOPS Motion Estimation Processor with Adaptive Dual-array Architecture for High Quality Video-encoding Applications,” in Proc. of IEEE Custom Integrated Circuits Conf. (CICC'98), 1998, pp. 169–172.

  88. J.F. Shen, T.C. Wang, and L.G. Chen, “A Novel Low-power Full Search Block-matching Motion Estimation Design for H.263+,” IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 7, 2001, pp. 890–897.

    Article  Google Scholar 

  89. N. Roma and L. Sousa, “Efficient and Configurable Full-search Block-matching Processors,” IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 12, pp. 1160/1167, Dec. 2002.

    Article  Google Scholar 

  90. Y.W. Huang, T.C. Wang, B.Y. Hsieh, and L.G. Chen, “Hardware Architecture Design for Variable Block Size Motion estimation in MPEG-4 AVC/JVT/ITU-T H.264,” in Proc. of IEEE Int. Symp. Circuits Syst. (ISCAS'03), 2003, pp. 796– 799.

  91. H.M. Jong, L.G. Chen, and T.D. Chiueh, “Parallel Architectures for 3-step Hierarchical Search Block-matching Algorithm,” IEEE Trans. Circuits Syst. Video Technol., vol. 4, no. 4, 1994, pp. 407–416.

    Article  Google Scholar 

  92. S. Dutta and W. Wolf, “A Flexible Parallel Architecture Adopted to Block-matching Motion Estimation Algorithms,” IEEE Trans. Circuits Syst. Video Technol., vol. 6, no. 1, 1996, pp. 74–86.

    Article  Google Scholar 

  93. H.D. Lin, A. Anesko, and B. Petryna, “A 14-GOPS Programmable Motion Estimator for H.26 × Video Coding,” IEEE J. Solid-State Circuits, vol. 31, no. 11, 1996, pp. 1742– 1750.

    Article  Google Scholar 

  94. S.C. Cheng and H.M. Hang, “A Comparison of Block-matching Algorithms Mapped to Systolic-array Implementation,” IEEE Trans. Circuits Syst. Video Technol., vol. 7, no. 5, 1997, pp. 741–757.

    Article  Google Scholar 

  95. M. Mizuno, Y. Ooi, N. Hayashi, J. Goto, M. Hozumi, K. Furuta, A. Shibayama, Y. Nakazawa, O. Ohnishi, S. Y. Zhu, Y. Yokoyama, Y. Katayama, H. Takano, N. Miki, and Y. Senda, “A 1.5-W Single-chip MPEG-2 MP@ML Video Encoder with Low Power Motion Estimation and Clocking,” IEEE J. Solid-State Circuits, vol. 32, no. 11, 1997, pp. 1807–1816.

    Article  Google Scholar 

  96. M. Takahashi, M. Hamada, T. Nishikawa, H. Arakida, T. Fujita, F. Hatori, S. Mita, K. Suzuki, A. Chiba, T. Terazawa, F. Sano, Y. Watanabe, K. Usami, M. Igarashi, T. Ishikawa, M. Kanazawa, T. Kuroda, and T. Furuyama, “A 60-mW MPEG-4 Video Codec using Clustered Voltage Scaling with Variable Supply-voltage Scheme,” IEEE J. Solid-State Circuits, vol. 33, no. 11, 1998, pp. 1772–1780.

    Article  Google Scholar 

  97. V.G. Moshnyaga, “A New Computationally Adaptive Formulation of Block-matching Motion Estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 1, 2001, pp. 118–124.

    Article  Google Scholar 

  98. S.C. Hsia, “VLSI Implementation for Low-complexity Full-search Motion Estimation,” IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 7, 2002, pp. 613–619.

    Article  Google Scholar 

  99. S. Kawahito, D. Handoko, Y. Tadokoro, and A. Matsuzawa, “Low Power Motion Vector Estimation using Iterative Search Block-matching Methods and a High-speed Non-destructive CMOS Sensor,” IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 12, 2002, pp. 1084–1092.

    Article  Google Scholar 

  100. C.D. Vleeschouwer, T. Nilsson, K. Denolf, and J. Bormans, “Algorithmic and Architectural Co-design of a Motion-estimation Engine for Low-power Video Devices,” IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 12, 2002, pp. 1093–1105.

    Article  Google Scholar 

  101. W.M. Chao, C.W. Hsu, Y.C. Chang, and L.G. Chen, “A Novel Motion Estimator Supporting Diamond Search and Fast full Search,” in Proc. of IEEE Int. Symp. Circuits Syst. (ISCAS'02), 2002, pp. 492–495.

  102. W.M. Chao, T.C. Chen, Y.C. Chang, C.W. Hsu, and L.G. Chen, “Computationally Controllable Integer, Half, and Quarter-pel Motion Estimator for MPEG-4 Advanced Simple Profile,” in Proc. of IEEE Int. Symp. Circuits Syst. (ISCAS'03), 2003, pp. 788–791.

  103. Y.W. Huang, S.Y. Chien, B.Y. Hsieh, and L.G. Chen, “Global Elimination Algorithm and Architecture Design for Fast Block Matching Motion Estimation,” IEEE Trans. Circuits and Syst. Video Technol., vol. 14, no. 6, 2004, pp. 898–907.

    Article  Google Scholar 

  104. A. Joch, F. Kossentini, H. Schwarz, T. Wiegand, and G.J. Sullivan, “Performance Comparison of Video Coding Standards using Lagragian Coder Control,” in Proc. of IEEE International Conference on Image Processing, 2002.

Download references

Author information

Authors and Affiliations

  1. DSP/IC Design Lab, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, 10617, Taiwan

    Yu-Wen Huang, Ching-Yeh Chen, Chen-Han Tsai, Chun-Fu Shen & Liang-Gee Chen

Authors
  1. Yu-Wen Huang
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Ching-Yeh Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Chen-Han Tsai
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Chun-Fu Shen
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Liang-Gee Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Yu-Wen Huang.

Additional information

Yu-Wen Huang was born in Kaohsiung, Taiwan, in 1978. He received the B.S. degree in electrical engineering and the Ph.D. degree in electronics engineering from National Taiwan University, Taipei, in June 2000 and December 2004, respectively. He joined MediaTek, Inc., Hsinchu, Taiwan, in 2004, where he develops integrated circuits related to video coding systems. His research interests include video segmentation, moving object detection and tracking, intelligent video coding technology, motion estimation, face detection and recognition, H.264/AVC video coding, and associated VLSI architectures.

Ching-Yeh Chen was born in Taipei, Taiwan, in 1980. He received the B.S. degree from the Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, in 2002. He currently is pursuing the Ph.D. degree at the Graduate Institute of Electronics Engineering, National Taiwan University. His research interests include intelligent video signal processing, global/local motion estimation, scalable video coding, and associated VLSI architectures.

Chen-Han Tsai received the B.S. degree in electrical engineering from National Taiwan University in 2002. Now he is working toward the Ph.D. degree in the Graduate Institute of Electronics Engineering, National Taiwan University. His major research interests include face detection and recognition, motion estimation, H.264/AVC video coding, digital TV systems, and related VLSI architectures.

Chun-Fu Shen received the B.S. and M.S. degrees in electrical engineering from National Taiwan University in 1996 and 1998, respectively. After two years of military service, he joined VIVOTEK, Inc., Taipei County, Taiwan, in 2000. He developed many video coding systems and IP camera products on DSP platforms and ASICs. His major research interests include JPEG, H.263, MPEG-4, and H.264/AVC coding systems, network camera SOC, and embedded systems.

Liang-Gee Chen was born in Yun-Lin, Taiwan, in 1956. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from National Cheng Kung University, in 1979, 1981, and 1986, respectively. He was an instructor (1981–1986), and an associate professor (1986–1988) in the Department of Electrical Engineering, National Cheng Kung University. In the military service during 1987 and 1988, he was an associate professor in the Institute of Resource Management, Defense Management College. From 1988, he joined the Department of Electrical Engineering, National Taiwan University. During 1993 to 1994 he was a visiting consultant of DSP Research Department, AT&T Bell Lab, Murray Hill. In 1997, he was the visiting scholar of the Department of Electrical Engineering, University, of Washington, Seattle. Currently, he is a professor of National Taiwan University. From 2004, he is also the executive vice president and the general director of Electronics Research and Service Organization (ERSO) in the Industrial Technology Research Institute (ITRI). His current research interests are DSP architecture design, video processor design, and video coding systems.

Dr. Chen is a Fellow of IEEE. He is also a member of the honor society Phi Tau Phi. He was the general chairman of the 7th VLSI Design CAD Symposium. He was also the general chairman of the 1999 IEEE Workshop on Signal Processing Systems: Design and Implementation. He has served as the associate editor of IEEE Transactions on Circuits and Systems for Video Technology since 1996, the associate editor of IEEE Transactions on VLSI Systems since 1999, the associate editor of Journal of Circuits, Systems, and Signal Processing since 1999, and the guest editor of Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology since 2001. Now he is also the associate editor of IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing and the associate editor of Proceedings of the IEEE.

Dr. Chen received the Best Paper Awards from ROC Computer Society in 1990 and 1994. From 1991 to 2005, he received Long-Term (Acer) Paper Awards annually. In 1992, he received the Best Paper Award of the 1992 Asia-Pacific Conference on Circuits and Systems in VLSI design track. In 1993, he received the Annual Paper Award of Chinese Engineer Society. In 1996, he received the Outstanding Research Award from National Science Council (NSC) and the Dragon Excellence Award from Acer. He was elected as the IEEE Circuits and Systems Distinguished Lecturer from 2001–2002.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Huang, YW., Chen, CY., Tsai, CH. et al. Survey on Block Matching Motion Estimation Algorithms and Architectures with New Results. J VLSI Sign Process Syst Sign Image Video Technol 42, 297–320 (2006). https://doi.org/10.1007/s11265-006-4190-4

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11265-006-4190-4

Keywords:

Search

Navigation