Abstract
CMOS integrated circuits consisting of MOSFETs have tradeoffs among their performance parameters. Hence they need minimization in those tradeoffs calling for multi objective optimization to yield a circuit with enhanced characteristics. To perform simultaneous optimization of the Phase locked loop (PLL) performances using an effective multi objective optimization technique saving the designer’s time and causing the near best performance is the motivation of this work. Though the designer can optimize the circuit in the netlist level, it is less effective and a time consuming iterative process and sometimes it is next to impossible for complex and nanoscale circuits with large number of MOSFET devices and interconnects. Performance parameters like phase noise, lock time and power consumption are optimized subject to the practical design constraints using an efficient multi-objective optimization technique, infeasibility driven evolutionary algorithm (IDEA) in a real time environment. Using design parameters like the channel length and width of the MOSFETs for optimal performance, the PLL is simulated for model validation. Significantly superior performance achieved by the designed PLL is demonstrated. The phase noise, average power consumption and lock time achieved here are −126.3 dBc/Hz at 1 MHz offset frequency, 1.523 mW and 50 nS respectively.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Data Availability
The authors confirm that the data supporting the findings of this study are available within the article, its supplementary materials or below mentioned references.
References
Arakali A, Gondi S, Hanumolu PK (2010) Analysis and design techniques for supply-noise mitigation in phase-locked loops. IEEE Trans Circuits Syst I: Regular Papers 57(11):2880–2889
Nanda U, Acharya DP, Patra SK (2014) Low noise and fast locking phase locked loop using a variable delay element in the phase frequency detector. J Low Power Electron Am Scintific Publishers 10(1):53–57
Gardner FM (1980) Charge-Pump Phase-Lock Loops. IEEE Trans Commun 28(11):1849–1858
Garitselov O, Mohanty SP, Kougianos E (2012) A comparative study of Metamodels for fast and accurate simulation of Nano-CMOS circuits. IEEE Trans Semicond Manuf 25(1):26–36
Rout PK, Acharya DP, Panda G (2014) A multiobjective optimization based fast and robust design methodology for low power and low phase noise current starved VCO. IEEE Trans Semicond Manuf 27(1):43–50
Ray T, Singh HK, Isaacs A, Smith W (2009) Infeasibility driven evolutionary algorithm for constrained optimization. Constraint-handling in evolutionary optimization. Springer, Berlin Heidelberg, pp 145–165
Abdul Majeed KK, Kailath BJ (2017) Low power PLL with reduced reference spur realized with glitch-free linear PFD and current splitting CP. Analog Integrated Circuit Signal Process 93:29–39
Rajalingam P, Jayakumar S, Routray S (2020) Design and analysis of low power and high frequency current starved sleep voltage controlled oscillator for phase locked loop application, Silicon. https://doi.org/10.1007/s12633-020-00619-7
Rout PK, Nanda U, Acharya DP, Panda G (2012) Design of LC VCO for optimal figure of merit performance using CMODE”, IEEE International conference on RAIT-2012, at ISM Dhanbad during 15th to 17th March, 2012, pp 761–764
Saw SK, Yadav SK, Maiti M, Mondal AJ, Majumder A (2020) A design approach of higher oscillation VCO made of CS amplifier with varying active load. Microsyst Technol 26:563–572
Nanda UK, Rout PK, Acharya DP, Patra SK (2013) Design of low power 3.3–4 GHz LC VCO using CMODE," 2013 IEEE International Conference ON Emerging Trends in Computing, Communication and Nanotechnology (ICECCN), Tirunelveli, pp 717–720
Abdul Majeed KK, Kailath BJ (2015) CMOS current starved voltage controlled oscillator circuit for a fast locking PLL. Annual IEEE India Conference (INDICON), New Delhi, pp 1–5
Rout PK, Acharya DP, Nanda U (2018) Advances in analog integrated circuit optimization: a survey, applied optimization methodologies in manufacturing systems, IGI Global, USA. Chap 15:309–333
Jiang B, Tian X, Wang G (2014) PLL low pass filter design considering unified specification constraints. Analog Integrated Circuits Signal Process 80:113–120
Saw SK, Das P, Maiti M, Majumder A (2018) A power efficient charge pump circuit configuration for fast locking PLL application. Microsystem Technol, pp. 1–13. https://doi.org/10.1007/s00542-018-4037-5
Abdul Majeed KK, Binsu J (2016) Kailath, nonlinear PFD free of glitches and blind zone for a fast locking PLL with reduced reference spur. IEICE Electronics Express 13(10):20160328
Author information
Authors and Affiliations
Contributions
Umakanta Nanda- Conceptualization, methodology, simulation and investigation, Debiprasad Priyabrata Acharya - Writing original draft preparation, reviewing and editing, Debasish Nayak, and Prakash Kumar Rout-Validation and overall correction.
Corresponding author
Ethics declarations
This article does not contain any studies with human participants or animals performed by any of the authors.
Conflict of Interest
The authors declare that they have no conflict of interest.
Consent to Participate
All authors freely agreed and gave their consent to participate on this work.
Consent for Publication
All authors freely agreed and gave their consent for the publication of this paper.
Additional information
Publisher’s Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
About this article
Cite this article
Nanda, U., Acharya, D.P., Nayak, D. et al. Modelling and Optimization of Phase Locked Loop under Constrained Channel Length and Width of MOSFETs. Silicon 14, 1471–1477 (2022). https://doi.org/10.1007/s12633-021-00967-y
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s12633-021-00967-y