Abstract
This paper proposes a novel design of pass transistor-based ternary full adder (TFA) cell using inherent binary nature (0, 1) of input carry in carbon nanotube field effect transistor (CNTFET) technology. A buffer circuit is added to get high performance without sacrificing the overall energy efficiency of the design. The use of pass transistor logic style leads to low power consumption. The proposed TFA is examined exhaustively, using Synopsys HSPICE simulator with 32 nm Stanford CNTFET model in various test conditions and at different supply voltages. The proposed design has high driving capability and is robust. At 0.9 V power supply, the proposed design shows 69 % reduction in power–delay product in comparison with its counterpart, recently published in the literature.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
Reference
Roy, K.; Mukhopadhyay, S.; Meimand-Mehmoodi, H.: Leakage current mechanisms and leakage reduction techniques in deep-submicron CMOS circuits. In: Proceedings of the IEEE, vol. 91, pp. 305–327 (2003)
Tawfik, S.A.; Liu, Z.; Kursun, V.: Independent-gate and tied-gate FinFET SRAM circuits: design guidelines for reduced area and enhanced stability. In: Proceedings of the International Conference on Microelectronics (ICM), pp. 171–174 (2007)
O’Connor I., Liu J., Gaffiot F., Pregaldiny F., Lallement C., Maneux C., Goguet J., Fregonese S., Zimmer T., Anghel L: CNTFET modeling and reconfigurable logic-circuit design. IEEE Trans. Circuits Syst. I Regul. 54, 2365–2379 (2007)
Rahman A., Guo J., Datta S., Lundstrom M.S.: Theory of ballistic nanotransistors. IEEE Trans. Electron Devices. 50, 1853–1864 (2003)
Lin Y., Appenzeller J., Knoch J., Avouris P: High-performance carbon nanotube field-effect transistor with tunable polarities. IEEE Trans. Nanotechnol. 4, 481–489 (2005)
Akturk, A.; Pennington, G.; Goldsman, N.; Wickenden, A.: Electron transport and velocity oscillations in a carbon nanotube. IEEE Trans. Nanotechnol. 6, 469–474 (2007)
Lin, S.; Kim, Y.-B.; Lombardi, F.: A novel CNTFET based ternary logic gate design. In: IEEE International Midwest Symposium on Circuits and Systems, Cancun, Mexico, pp. 435–438 (2009)
Cho, G.; Kim, Y.; Lombardi, F.: Performance evaluation of CNFET based logic gates. In: IEEE International Instrumentation and Measurement Technology Conference, Singapore, pp. 909–912 (2009)
Chung-Yu, W.; Huang, H.Y.: Design and application of pipelined dynamic CMOS ternary logic and simple ternary differential logic IEEE J. Solid-State Circuits 28, 895–906 (1993). doi:10.1109/MWSCAS.2009.5236063
Navi, K.; Moaiyeri, M.H.; Faghih Mirzaee, R.; Hashemipour, O.; Mazloom Nezhad, B.: Two new low-power full adders based on majority-not gates. Microelectron. J. Elsevier 40(1), 126–130 (2009b)
Bok, K.Y.; Kim, Y.B.; Lombardi, F.: Novel design methodology to optimize the speed and power of the CNTFET circuits. In: Proceedings of the IEEE International Midwest Symposium on Circuits and Systems 2009, Cancun, Mexico, pp. 1130–1133 (2009)
Murotiya, S.; Gupta, A.: Design of CNTFET Based 2-bit Ternary ALU for nanoelectronics. Int. J. Electron. (2013). doi:10.1080/00207217.2013.828191
Chen, C.: Physical design with multiple on-chip voltages. In: International Symposium on Physical Design (ISPD’02), p. 118 (2002)
Ebrahimi, S.A.; Keshavarzian, P.; Sorouri, S.; Shahsavari, M.: Low power CNTFET-based ternary full adder cell for nanoelectronics. Int. J. Soft Comput. Eng. 2, 291–295 (2012)
Mirzaee, R.F.; Moaiyeri, M.H.; Navi, K.: Dramatically low-transistor-count high-speed ternary adders. In: IEEE 43rd International Symposium on Multiple-Valued Logic, pp. 170–175 (2013). doi:10.1109/ISMVL.2013.24
Moaiyeri, M.H.; Mirzaee, R.F.; Navi, K.; Hashemipour, O.: Efficient CNTFET-based ternary full adder cells for nanoelectronics. Nano-Micro Lett. 3(1), 43–50 (2011)
Keshavarzian P., Sarikhani R.: A novel CNTFET-based ternary full adder. Circuits Syst. Signal Process. 33, 665–679 (2013)
Sridharan K., Gurindagunta S., Pudi V.: Efficient multiternary digit adder design in CNTFET technology. IEEE Trans. Nanotechnol. 12, 283–287 (2013)
Stanford University CNTFET Model Website [Online]. Available: http://nano.stanford.edu/model.php?id=23 (2009). Accessed Sept 2009
Xiaopang, Z.; Pengjun, W.: Design of low-power complementary passtransistor and ternary adder based on multi-valued switch-signal theory. In: ASIC, ASICON ’09. IEEE 8th International Conference, pp. 851–854 (2009). doi:10.1109/ASICON.2009.5351560
Deng J., Wong H.-S.P.: A compact SPICE model for carbon nanotube field-effect transistors including nonidealities and its application—part I: model of the intrinsic channel region. IEEE Trans. Electron Devices. 54(12), 3186–3194 (2007)
Deng J., Wong H.-S.P.: A compact SPICE model for carbon nanotube field-effect transistors including nonidealities and its application—part II: full device model and circuit performance benchmarking. IEEE Trans. Electron Devices. 54(12), 3195–3205 (2007)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Murotiya, S.L., Gupta, A. A Novel Design of Ternary Full Adder Using CNTFETs. Arab J Sci Eng 39, 7839–7846 (2014). https://doi.org/10.1007/s13369-014-1350-x
Received:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s13369-014-1350-x