Abstract
Simulation techniques used in the Manufacturing Test SIMulator(MTSIM) are described. MTSIM is a Concurrent Engineering tool used tosimulate the manufacturing test andrepair aspects of boards and MCMs from design concept through manufacturing release. MTSIM helps designers select assemblyprocess, specify Design For Test (DFT) features, select board testcoverage, specify ASIC defect level goals, establish productfeasibility, and predict manufacturing quality and cost goals. A newyield model for boards and MCMs which accounts for theclustering of solder defects is introduced and used topredict the yield at each test step. In addition, MTSIMestimates the average number of defects per board detected at eachtest step, and estimates costs incurred in test execution, faultisolation and repair. MTSIM models were validated withhigh performance assemblies at Hewlett-Packard (HP).
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
B. Davis, The Economics of Automatic Testing, McGraw-Hill, 1982.
C. Dislis, J.H. Dick, I.D. Dear, I.N. Azu, and A.P. Ambler, “Economics Modelling for the Determination of Test Strategies for Complex VLSI Boards,” Proc. International Test Conference, 1993, pp. 210–217.
Manufacturing Advisor/PCB, Mentor Graphics Corporation, 8005 S.W. Boeckman Rd, Wilsonville, Oregon 97070.
M.V. Tegethoff and T.W. Chen, “Defects, Fault Coverage, Yield and Cost: In Board Manufacturing,” Proceedings of the International Test Conference, 1994.
M.V. Tegethoff, T.E. Figal, and S.W. Hird, “Board Test DFT Model for Computer Products,” Proc. International Test Conference, 1992, pp. 367–371.
G. Nobel and J. Gleason, “Tolerance Issues in SMT Assembly,” Proceedings of Surface Mount International, 1991, pp. 266–273.
E.O. Schlotzhauer and R.J. Balzer, “Real-World board test effectiveness: What does it mean when the board passes?,” Proc. International Test Conference, 1987, pp. 792–797.
T.W. Williams and N.C. Brown, “Defect level as a function of fault coverage,” IEEE Transactions on Computers, Vol. c-30, No.12, pp. 987–988, Dec. 1981.
P.C. Maxwell, R.C. Aitken, V. Johansen, and I. Chiang, “The Effectiveness of IDDQ, Functional and Scan Tests: How many Fault Coverages do we Need?,” Proc. International Test Conference, 1992, pp. 168–177.
J.A. Cunningham, “The Use and Evaluation of Yield Models in Integrated Circuit Manufacturing,” IEEE Transactions on Semiconductor Manufacturing, Vol. 3, No.2, pp. 60–71, May 1990.
Mentor Graphics Falcon Framework, Mentor Graphics Corporation, 8005 S.W. Boeckman Rd, Wilsonville, Oregon 97070.
M.V. Tegethoff, Manufacturing Test Simulator: A Concurrent Engineering Tool for Boards and MCMs, Ph.D. Dissertation, Department of Electrical Engineering, Colorado State University, 1994.