Abstract
In this paper we present an efficient test concept for detection of delay faults in memory address decoders based on the march test tactic. The proposed Transition Sequence Generator (TSG) generates an optimal transition sequence for sensitization of the delay faults in address decoders by Hayes's transformation on a reflected Gray code. It can be used for parallel Built-In Self-Testing (BIST) of high-density RAMs. We also present an efficient Design For Test (DFT) approach for immediate detection of the effects of the delay faults in the address decoders which does not change memory access time. It requires extra logic to be attached to the outputs of the address decoders. This DFT approach can be used to increase memory testability for both on-line and off-line testing of single- and multi-port RAMs.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
M.S. Abadir and H.K. Reghbati, “Functional Testing of Semiconductor Random Access Memories,” ACM Computing Surveys, Vol. 15, pp. 175-198, Sept. 1983.
A.J. van de Goor and C.A. Verruijt, “An Overview of Deterministic Functional RAM Chip Testing,” ACM Computing Surveys, Vol. 22, pp. 5-32, March 1990.
M. Franklin and K.K. Saluja, “Built-In Self Testing of Random Access Memories,” IEEE Computer, Vol. 23, pp. 45-56, Oct. 1990.
P.K. Veenstra, F. Beenker, and J. Koomen, “Testing of Random Access Memories: Theory and Practice,” IEE Proc., Part. G, Vol. 135, pp. 24-28, Feb. 1988.
R. Dekker, F. Beenker, and L. Thijssen, “Fault Modeling and Test Algorithm Development for Static Random Access Memories,” Proc. IEEE Int. Test Conf., 1988, pp. 343-352.
P. Mazumder and J.H. Patel, “An Efficient Built-In Self Testing for Random Access Memories,” Proc. IEEE Int. Test Conf., 1987, pp. 1072-1077.
E. Gizdarski, “Built-In Self-Test for Folded Bit-Line Mbit DRAMs,” Integration, The VLSI Journal, Vol. 21, pp. 95-112, Nov. 1996.
J. Otterstedt, D. Niggemeyer, and T.W. Williams, “Detection of CMOS Address Decoder Open Faults with March and Pseudo Random Memory Tests,” Proc. IEEE Int. Test Conf., 1998, pp. 53-62.
Y. You and J.P. Hayes, “A Self-Testing Dynamic RAM Chip,” IEEE J. Solid-State Circuits, Vol. 20, pp. 428-435, Feb. 1985.
M. Stanchev, “Open Defects in CMOS RAM Address Decoders,” IEEE Design & Test of Computers, Vol. 14, pp. 26-33, April-June 1997.
P. Banerjee and J. Abraham, “Characterization and Testing of Physical Failures in MOS Logic Circuits,” IEEE Design & Test of Computers, Vol. 2, pp. 76-86, Aug. 1984.
J.P. Hayes, “Testing Memories for Single-Cell Pattern-Sensitive Faults,” IEEE Trans. on Computers, Vol. 29, pp. 249-254, March 1980.
E. Regener, “A Transition Sequence Generation for RAM Fault Detection,” IEEE Trans. on Computers, Vol. 37, pp. 362-368, March 1988.
A.J. van de Goor and G.N. Gaydadjiev, “An Analysis of (Linked) Address Decoder Faults,” Proc. IEEE Int.Workshop on Memory Technology Design and Testing, pp. 13-20, 1997.
T. Inoue, H. Fujiwara, H. Michinishi, T. Yokohira, and T. Okamoto, “Universal Test Complexity of Field-Programmable Gate Arrays,” Proc. IEEE Fourth Asian Test Symposium, pp. 259-265, 1995.
Rights and permissions
About this article
Cite this article
Gizdarski, E. Detection of Delay Faults in Memory Address Decoders. Journal of Electronic Testing 16, 381–387 (2000). https://doi.org/10.1023/A:1008322103755
Issue Date:
DOI: https://doi.org/10.1023/A:1008322103755