Abstract
We present a methodology for the exploration of signal processing architectures at the system level. The methodology, named SPADE, provides a means to quickly build models of architectures at an abstract level, to easily map applications, modeled as Kahn Process Networks, onto these architecture models, and to analyze the performance of the resulting system by simulation. The methodology distinguishes between applications and architectures, and uses a trace-driven simulation technique for co-simulation of application models and architecture models. As a consequence, architecture models need not be functionally complete to be used for performance analysis while data dependent behavior is still handled correctly. We have used the methodology for the exploration of architectures and mappings of an MPEG-2 video decoder application.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Edward A. Lee and David G. Messerschmitt, “Synchronous Data Flow, ” in Proc.of the IEEE, vol. 75, no. 9, 1987, pp. 1235–1245.
Edward A. Lee and Thomas M. Parks, “Dataflow Process Networks, ” in Proc.of the IEEE, vol. 83, no. 5, 1995, pp. 773–799.
Gilles Kahn, “The Semantics of A Simple Language for Parallel Programming, ” in Proc.of the IFIP Congress 74. Amsterdam: North-Holland Publishing Co., 1974.
Joseph Buck, Soonhoi Ha, Edward A. Lee, and David G. Messerschmitt, “Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems, ” International Journal of Computer Simulation, 1992. Special issue on Simulation Software Development.
F. Balarin, E. Sentovich, M Chiodo, P. Giusto, H. Hsieh, B. Tabbara, A. Jurecska, L. Lavagno, C. Passerone, K. Suzuki, and A. Sangiovanni-Vincentelli, Hardware-Software Co-design of Embedded Systems—The POLIS approach, The Netherlands: Kluwer Academic Publishers, 1997.
Pai H. Chou, Ross B. Ortega, and Gaetano Borriello, “The Chinook Hardware/Software Co-Synthesis System, ” in Proc.ISSS'95, 1995.
Pai Chou, Ross Ortega, Ken Hines, Kurt Partidge, and Gaetano Borriello, “IPcHINOOK: An Integrated IP-Based Design Frame-Work for Distributed Embedded Systems, ” in Proc.DAC'99, New Orleans, LA, June 21–25, 1999.
Ken Hines and Gaetano Borriello, “Dynamic Communication Models in Embedded System Co-Simulation, ” in Proc.DAC'97, Anaheim, California, June 9–13, 1997.
C. Hein, J. Pridgen, and W. Kline, “RASSP Virtual Prototyping of DSP Systems, ” in Proc.DAC'97, Anaheim, California, June 9–13, 1997.
Robert H. Klenke, Moshe Meyassed, James H. Aylor, Barry W. Johnson, Ramesh Rao, and Anup Ghosh, “An Integrated Design Environment for Performance and Dependability Analysis, ” in Proc.DAC'97, Anaheim, California, June 9–13, 1997.
A.C.J. Kienhuis, “Design Space Exploration of Stream-based Dataflow Architectures; Methods and Tools, ” PhD thesis, Delft University of Technology, 1999.
Dale E. Hocevar, Ching-Yu Hung, Dan Pickens, and Sundararajan Sriram, “Top-Down Design Using Cycle Based Simulation: An MPEG A/V Decoder Example, ” in Proc.GreatLakes Symposium on VLSI'98, Lafayette, Louisiana, February 19–24, 1998.
Rajesh K. Gupta and Stan Y. Liao, “Using a Programming Language for Digital System Design, ” IEEE Design and Test of Computers, vol. 14, no. 2, 1997, pp. 72–80.
B. Kienhuis, E. Deprettere, K. Vissers, and P. van der Wolf, “An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures, ” in Proc.ASAP'97, July 14–16, 1997.
Richard A. Uhlig and Trevor N. Mudge, “Trace-Driven Memory Simulation: A survey, ” ACM Computing Surveys, vol. 29, no. 2, 1997, pp. 128–170.
A.J.C. van Gemund, “Performance Prediction of Parallel Processing Systems: The PAMELA methodology, ” in Proc.7 th ACM Int.Conference on Supercomputing, Tokyo, July 1993, pp. 318–327.
Wido Kruijtzer, “TSS: Tool for System Simulation, ” IST Newsletter, vol. 17, 1997, pp. 5–7.
Pieter van der Wolf, Paul Lieverse, Mudit Goel, David La Hei, and Kees Vissers, “An MPEG-2 Decoder Case Study as a Driver for a System Level Design Methodology, ” in Proc.7th International Workshop on Hardware/Software Codesign CODES'99, Rome, Italy, May 3–5, 1999.
Selliah Rathnam, “A Single Chip DTV Media Processor, ” in Proc.of Hot Chips 10: A Symposium on High Performance Chips, August 16–18, 1998.
P. van den Hamer, W. van der Linden, P. Bingley, and N. Schellingerhout, “A System Simulation Framework; Soft-ware Environments for Designing Complex Products, ” in Proc.DAC'2000, Los Angeles, CA, June 5–9, 2000.
D. Gajski, Silicon Compilers, Reading, MA: Addison-Wesley, 1987.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Lieverse, P., Van Der Wolf, P., Vissers, K. et al. A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 29, 197–207 (2001). https://doi.org/10.1023/A:1012231429554
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1012231429554