Abstract
A methodology for rapid silicon design of biorthogonal wavelet transform systems has been developed. This is based on generic, scalable architectures for the forward and inverse wavelet filters. These architectures offer efficient hardware utilisation by combining the linear phase property of biorthogonal filters with decimation and interpolation. The resulting designs have been parameterised in terms of types of wavelet and wordlengths for data and coefficients. Control circuitry is embedded within these cores that allows them to be cascaded for any desired level of decomposition without any interface logic. The time to produce silicon designs for a biorthogonal wavelet system is only the time required to run synthesis and layout tools with no further design effort required. The resulting silicon cores produced are comparable in area and performance to hand-crafted designs. These designs are also portable across a range of foundries and are suitable for FPGA and PLD implementations.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
M.S.B. Romdhane, V.K. Madisetti, and J.W. Hines, Quick-Turnaround ASIC Design in VHDL Core Based Behavioural Synthesis, Dordrecht:Kluwer Academic Publishers, 1996.
P.M. Bentley and J.T.E. McDonnell, “Wavelet Transforms an Introduction, ” IEE Electronics and Communication Engineering Journal, vol. 6, 1994, pp. 175–186.
O. Rioul and M. Vetterli, “Wavelets and Signal Processing, ” IEEE Signal Processing Magazine, vol. 8, 1991, pp. 14–37.
S. Mallat, “Wavelets for a Vision, ” in Proceedings of the IEEE, vol. 84, April 1996, pp. 604–614.
I. Daubechies, “Orthonormal Basis of Compactly Supported Wavelets, ” Communications on Pure and Applied Mathematics, vol. XLI, 1988, pp. 909–996.
K. Aditya, C.H. Chu, and H. Szu, “Fast Algo-Tectures for Discrete Wavelet Transform, ” in Proceedings SPIE, vol. 2762, 1996, pp. 654–665.
K.K. Parhi and T. Nishitani, “VLSI Architectures for Discrete Wavelet Transforms, ” IEEE Transactions on VLSI Systems, vol. 1, 1993, pp. 191–202.
M. Vishwanath, R.M. Owens, and M.J. Irwin, “VLSI Architectures for the Discrete Wavelet Transform, ” IEEE Transactions on Circuits and Systems II, vol. 42, 1995, pp. 305–316.
C. Chakrabarti, M. Vishwanath, and R.M. Owens, “Architectures for Wavelet Transforms: ASurvey, ” Journal of VLSI Signal Processing, vol. 14, 1996, pp. 171–192.
S. Masud and J.V. McCanny, “Finding a Suitable Wavelet for Image Compression Applications, ” in Proceedings IEEE International Conference on Acoustics, Speech and Signal Processing, 1998, pp. 2581–2584.
A.S. Lewis and G. Knowles, “VLSI Architecture for 2-D Daubechies Wavelet Transform Without Multipliers, ” Electronics Letters, vol. 27, 1991, pp. 171–173.
A. Grzeszczak, M.K. Mandal, S. Panchanathan, and T. Yeap, “VLSI Implementation of Discrete Wavelet Transform, ” IEEE Transactions on VLSI Systems, vol. 4, 1996, pp. 421–433.
T.C. Denk and K.K. Parhi, “VLSI Architectures for Lattice Structure Based Orthonormal Discrete Wavelet Transforms, ” IEEE Transactions on Circuits and Systems, Part II, vol. 44, 1997, pp. 129–132.
M.H. Sheu, M.D. Shieh, and S.F. Cheng, “A Unified VLSI Ar-chitecture for Decomposition and Synthesis of Discrete Wavelet Transform, ” in Proceedings IEEE Midwest Symposium on Circuits and Systems, 1996, pp. 113–116.
“Biorthogonal Wavelet Filter Megafunctio n, ” Solution Brief No. 15, Altera Corporation, Feb. 1997.
B. Schoner, C. Jones, and J. Villasenor, “Issues in Wireless Video Coding Using Run-Time-Reconfigurable FPGAs, ” in Proceedings IEEE Symposium on FPGAs for Custom Computing Machines, 1995, pp. 88–89.
F. Truchetet and A. Forys, “Implementation of Still-Image Compression-Decompression Scheme on FPGA circuits, ” in Proceedings of SPIE, vol. 2669, 1996, pp. 66–75.
Video coding chip, ADV601, Analog Devices, http: //www.analog.com
A. Cohen, I. Daubechies, and J.C. Feauveau, “Biorthogonal Bases of Compactly Supported Wavelets, ” Communications on Pure and Applied Mathematics, NewYork: John Wiley and Sons, 1992, pp. 485–560.
N.J. Fliege, Multirate Digital Signal Processing, NewYork: John Wiley & Sons, 1994.
J.V. McCanny, D. Ridge, Y. Hu, and J. Hunter, “Hierarchical VHDL Libraries for DSP ASIC Design, ” in Proceedings IEEE International Conference on Acoustics, Speech and Signal Processing, 1997, pp. 675–678.
S. Masud and J.V. McCanny, “Rapid Design of Discrete Orthonormal Wavelet Transforms Using Silicon IP Components, ” in Proceedings ICASSP, 1999, pp. 2167–2170.
Z-J (Alex) Mou, “Symmetry Exploitation in Digital Interpolators/ Decimators, ” IEEE Transactions on Signal Processing, vol. 44, 1996, pp. 2611–2614.
R. Lang and A. Spray, “VLSI Word Size and Precision Analysis of the Discrete Wavelet Transform, ” in Proceedings SPIE, vol. 2491, 1995, pp. 1046–1054.
G. Keane, J.R. Spanier, and R. Woods, “The Impact of Data Characteristics and Hardware Topology on Hardware Selection for Low Power DSP, ” in Proceedings International Symposium on Low Power Electronics and Design, 1998, pp. 94–96.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Masud, S., McCanny, J.V. Design of Silicon IP Cores for Biorthogonal Wavelet Transforms. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 29, 179–196 (2001). https://doi.org/10.1023/A:1012279312716
Published:
Issue Date:
DOI: https://doi.org/10.1023/A:1012279312716