Abstract
In this paper we present a specific CORDIC processor for variable-precision coordinates. This system allows us to specify the precision to perform the CORDIC operation, and control the accuracy of the result, in such a way that re-computation of inaccurate results can be carried out with higher precision. It permits a reliable and accurate evaluation of a wide range of elementary functions. The specific architecture designed greatly improves the computational time of previous solutions based on classic polynomial approximation. For controlling error in numerical computation (where intervals are normally narrow) the proposed design performs an interval operation in a time close to that of a point operation.
Similar content being viewed by others
References
A. Knofel, “Hardware Kernel for Scientific/Engineering Computations,” in Scientific Computing with Automatic Result Verification, E. Adams and U. Kulisch (Eds.), 1993, pp. 549-570.
D. Goldberg, “What Every Computer Scientist Should Know About Floating-Point Arithmetic,” ACM Computing Surveys, vol. 23, 1991, pp. 5-48.
R.B. Brent, “A FORTRAN Multiprecision Arithmetic Package,” ACM Trans. Mathematical Software, vol. 4, 1978, pp. 57-70.
O. Knuppel, “PROFIL/BIAS—A Fast Interval Library,” Computing, vol. 53, 1994, pp. 277-288.
R. Klatte, U. Kulisch, A. Wiethoff, C. Lawo, and M. Rauch, CXSC: A C++ Class Library for Extended Scientific Computing. Springer-Verlag, 1993.
J.S. Ely, “The VPI Software Package for Variable Precision Interval Arithmetic,” Interval Computation, vol. 2, 1993, pp. 135-153.
R.E. Moore, Interval Analysis. Prentice Hall, 1966.
R.E. Moore, Reliability in Computing: The Role of Interval Methods in Scientific Computations. Academic Press, 1988.
R.E. Moore, “Computing to Arbitrary Accuracy,” in Computational and Applied Mathematics, I: Algorithms and Theory, C. Brezinski and U. Kulisch (Eds.), North-Holland, 1992, pp. 327-336.
M.J. Schulte and E.E. Swartzlander, Jr. “A Family of Variable-Precision, Interval Arithmetic Processors,” IEEE Transactions on Computers, vol. 49, no. 5, 2000, pp. 387-397.
M.J. Schulte and E.E. Swartzlander, Jr., “Hardware Design and Arithmetic Algorithms for a Variable-Precision, Interval Arithmetic Coprocessor,” in Proc. 12th Symposium on Computer Arithmetic, 1995, pp. 222-229.
J.S. Ely and G.R. Baker, “High-Precision Calculations of Vortex Sheet Motion,” Journal of Computational Physics, vol. 111, no. 2, 1994, pp. 275-281.
R.B. Kearfott and V. Kreinovich, “Applications of Interval Computations: An Introduction,” in Applications of Interval Computations, R.B. Kearfott and V. Kreinovich (Eds.), Kluwer Academic Publishers, 1996, pp. 1-21.
M.J. Schulte, A Variable-Precision, Interval Arithmetic Processor. PhD thesis, The University of Texas at Austin, May 1996.
A. Knofel, “Fast Hardware Units for the Computation of Accurate Dot Products,” in Kornerup and Matula [42], pp. 70-75.
M. Müller, C. Rüb, and W. Rülling, “Exact Accumulation of Floating-Point Numbers,” in Kornerup and Matula [42], pp. 64-69.
T.M. Carter, “Cascade: Hardware for High/Variable Precision Arithmetic,” in Proceedings of the 9th Symposium on Computer Arithmetic, 1989, pp. 184-191.
D.M. Chiarulli, W.G. Rudd, and D.A. Buell, “DRAFT: A Dynamically Reconfigurable Processor for Integer Arithmetic,” in Proceedings of the 7th Symposium on Computer Arithmetic, 1985, pp. 309-318.
M.S. Cohen, T.E. Hull, and V.C. Hamacher. “CADAC: A Controlled-Precision Decimal Arithmetic Unit,” IEEE Transactions on Computers, vol. C-32, 1983, pp. 370-377.
J.E. Volder, “The CORDIC Trigonometric Computing Technique,” IRE Trans. Electronic Computers, vol. EC, no. 8, 1959, pp. 330-334.
J.S. Walther, “A Unified Algorithm for Elementary Functions,” in Proc. Spring. Joint Comput. Conf., 1971, pp. 379-385.
Y.H. Hu, “The Quantization Effects of the CORDIC Algorithm,” IEEE Trans. on Signal Processing, vol. 40, no. 4, 1992, pp. 834-844.
G.L. Haviland and A.A Tuszynski, “A CORDIC Arithmetic Processor Chip,” IEEE Trans. on Computers, vol. C-29, no. 2, 1980, pp. 68-79.
D. Timmermann, H. Hahn, B.J. Hosticka, and B. Rix, “A New Addition Scheme and Fast Scaling Factor Compensation Methods for CORDIC Algorithms,” The VLSI Journal of Integration, no. 11, 1991, pp. 85-100.
J. Villalba, T. Lang, and E.L. Zapata, “Parallel Compensation of Scale Factor for the CORDIC Algorithm,” Journal of VLSI of Signal Processing, vol. 19, no. 3, 1998, pp. 227-242.
Y.H. Hu, “CORDIC-based VLSI Architectures for Digital Signal Processing,” IEEE Signal Processing Magazine, no. 7, 1992, pp. 16-35.
J.M. Muller, Elementary Functions: Algorithms and Implementation. Birkhäuser Boston, 1997.
J. Hormigo, J. Villalba, and E.L. Zapata, “A Hardware Approximation to Interval Arithmetic for Sine and Cosine Functions,” Volume of Extended Abstracts SCAN-98, Budapest (Hungary), Sept. 1998, pp. 58-59.
J. Hormigo, J. Villalba, and E.L. Zapata, “Interval Sine and Cosine Functions Computation Based on Variable-Precision CORDIC Algorithm,” in Proc. 14th IEEE Symposium on Computer Arithmetic (ARITH14), 1999, pp. 186-193.
J. Hormigo, J. Villalba, and E.L. Zapata, “Arithmetic Unit for the Computation of Interval Elementary Functions,” in 25th Euromicro Conference Workshop on Digital System Design, 1999, Sept. Milan, Italy.
K. Kota and J.R. Cavallaro, “Numerical Accuracy and Hardware Tradeoffs for CORDIC Arithmetic for Special Purpose Processors,” IEEE Trans. Computers, vol 42, no. 7, 1993, pp. 769-779.
K. Braune, “Standard Functions for Real and Complex Point and Interval Arguments with Dynamic Accuracy,” in, Scientific Computing with Automatic Result Verification, U. Kulisch and H.J. Stetter (Eds.) Springer-Verlag, 1988, pp. 159-184.
D.M. Priest, “Fast Table-Driven Algorithms for Interval Elementary Functions,” in Proc. 13th Symposium on Computer Arithmetic, 1997, pp. 168-174.
J. Villalba, T. Lang, and E.L. Zapata, “Radix-4 Vectoring CORDIC Algorithm and Architectures,” Journal of VLSI of Signal Processing Systems, vol. 19, no. 2, 1998, pp. 127-148.
S. Wang, V. Piuri, and E.E. Swartzlander, Jr., “Hybrid Cordic Algorithms,” IEEE Trans. Computers, vol. 46, no. 11, 1997, pp. 1202-1207.
J. Villalba, J.A. Hidalgo, E. Antelo, J.D. Bruguera, and E.L. Zapata, “CORDIC Architecture with Parallel Compensation of the Scale Factor,” in Proc. Int. Conf. on Application Specific Array Processors (ASAP'95), 1995, pp. 258-269.
M.D. Ercegovac and T. Lang, “Redundant and On-line CORDIC: Application to Matrix Triangularization and SVD,” IEEE Trans. on Computers, vol. 39, no. 6, 1990, pp. 725-740.
D. Timmermann, B. Rix, H. Hahn, and B.J. Hosticka, “A CMOS Floating-Point Vector-Arithmetic Unit,” IEEE Journal of Solid-State Circuits, vol. 29, no. 5, 1994, pp. 634-639.
J. Villalba, “Diseño de Arquitecturas CORDIC Multidimensionales,” Ph.D Universidad de Malaga, Nov. 1995.
J. Hormigo, J. Villalba, and E.L. Zapata, “CORDIC Algorithm with Digit Skipping,” Proc. 32th. Asilomar Conference on Signals, Systems, and Computers, Nov. 1998, pp. 194-196.
J. Hormigo, J. Villalba, and E.L. Zapata, “CORDIC and Variable-Precision,” Internal Report UMA-DAC-97/18. University of Malaga, Spain, 1997.
P. Kornerup and D.W. Matula (Eds.), in Proc. 10th Symposium on Computer Arithmetic, 1991.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Hormigo, J., Villalba, J. & Zapata, E.L. CORDIC Processor for Variable-Precision Interval Arithmetic. The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology 37, 21–39 (2004). https://doi.org/10.1023/B:VLSI.0000017001.88149.f4
Published:
Issue Date:
DOI: https://doi.org/10.1023/B:VLSI.0000017001.88149.f4