Issue 21, 2014

Analog performance of Si junctionless tunnel field effect transistor and its improvisation using III–V semiconductor

Abstract

In this paper, the analog performance of a Si double gate Junctionless Tunnel Field Effect Transistor (DG-JLTFET) has been studied and improvised using a ternary III–V semiconductor compound, indium aluminium arsenide. The analog performance parameters are extracted using device simulations and also compared with the Si JLTFET. We show that III–V JLTFET delivers much better performance parameters, in comparison to Si JLTFET, which includes transconductance generation efficiency (Gm/ID), intrinsic gain (GmRo) and unity gain frequency (fT) along with various gate capacitances.

Graphical abstract: Analog performance of Si junctionless tunnel field effect transistor and its improvisation using III–V semiconductor

Article information

Article type
Paper
Submitted
09 Nov 2013
Accepted
03 Jan 2014
First published
06 Jan 2014

RSC Adv., 2014,4, 10761-10765

Analog performance of Si junctionless tunnel field effect transistor and its improvisation using III–V semiconductor

Y. Goswami, B. Ghosh and P. K. Asthana, RSC Adv., 2014, 4, 10761 DOI: 10.1039/C3RA46535G

To request permission to reproduce material from this article, please go to the Copyright Clearance Center request page.

If you are an author contributing to an RSC publication, you do not need to request permission provided correct acknowledgement is given.

If you are the author of this article, you do not need to request permission to reproduce figures and diagrams provided correct acknowledgement is given. If you want to reproduce the whole article in a third-party publication (excluding your thesis/dissertation for which permission is not required) please go to the Copyright Clearance Center request page.

Read more about how to correctly acknowledge RSC content.

Social activity

Spotlight

Advertisements