Summary
|
For Full-Text PDF, please login, if you are a member of IEICE, or go to Pay Per View on menu list, if you are a nonmember of IEICE. |
|
A Cost-Effective Handshake Protocol and Its Implementation for Bundled-Data Asynchronous Circuits Masakazu SHIMIZU Koki ABE Publication IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Vol.E89-A No.1 pp.280-287 Publication Date: 2006/01/01 Online ISSN: 1745-1337 DOI: 10.1093/ietfec/e89-a.1.280 Print ISSN: 0916-8508 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: asynchronous circuits, bundled-data style, handshake protocols, low power, Full Text: PDF(1.7MB)>>
Summary: We propose and implement a four-phase handshake protocol for bundled-data asynchronous circuits with consideration given to power consumption and area. A key aspect is that our protocol uses three phases for generating the matched delay to signal the completion of the data-path stage operation whereas conventional methods use only one phase. A comparison with other protocols at 0.18 µm process showed that our protocol realized lower power consumption than any other protocol at cycle times of 1.2 ns or more. The area of the delay generator required for a given data-path delay was less than half that of other protocols. The overhead of the timing generator was the same as or less than that of other protocols. | ||||||||||
| ||||||||||
