• Rapid Communication

Using synchronization to obtain dynamic logic gates

K. Murali and Sudeshna Sinha
Phys. Rev. E 75, 025201(R) – Published 7 February 2007

Abstract

We introduce a scheme to obtain key logic-gate structures, using synchronization of nonlinear systems. We demonstrate the idea explicitly by numerics and experiments on nonlinear circuits. A significant feature of this scheme is that a single nonlinear drive-response circuit can be used to flexibly yield the different logic gates, and switch logic behavior by small changes in the parameter of the response system; so the response system can act as a “logic output controller.” Thus this scheme may help to construct dynamic general-purpose computational hardware with reconfigurable abilities.

  • Figure
  • Figure
  • Figure
  • Figure
  • Figure
  • Received 5 August 2006

DOI:https://doi.org/10.1103/PhysRevE.75.025201

©2007 American Physical Society

Authors & Affiliations

K. Murali*

  • Department of Physics, Anna University, Chennai 600 025, India

Sudeshna Sinha

  • The Institute of Mathematical Sciences, Taramani, Chennai 600 113, India

  • *Electronic address: kmurali@annauniv.edu
  • Electronic address: sudeshna@imsc.res.in

Article Text (Subscription Required)

Click to Expand

References (Subscription Required)

Click to Expand
Issue

Vol. 75, Iss. 2 — February 2007

Reuse & Permissions
Access Options
Author publication services for translation and copyediting assistance advertisement

Authorization Required


×
×

Images

×

Sign up to receive regular email alerts from Physical Review E

Log In

Cancel
×

Search


Article Lookup

Paste a citation or DOI

Enter a citation
×