Sequential fault modeling and test pattern generation for CMOS iterative logic arrays | IEEE Journals & Magazine | IEEE Xplore