The effects of interconnect process and snapback voltage on the ESD failure threshold of NMOS transistors | IEEE Journals & Magazine | IEEE Xplore