A digital CMOS design technique for SEU hardening | IEEE Journals & Magazine | IEEE Xplore