Fault-tolerant architecture in a cache memory control LSI | IEEE Journals & Magazine | IEEE Xplore