An analytical access time model for on-chip cache memories | IEEE Journals & Magazine | IEEE Xplore